Don't assume anything

DDR runs from the PLL5 and has several option to be configured, just as
factor N, M and K. This patch probes all those registers to determine
the clock.