A RISC-based processor architecture and Verilog implementation