added vhdl and verilog
Merge branch 'master' of https://github.com/ambikeshwar1991/Oscad

Added the feature of vhdl simulation