After some tinkering, cosimulation with MyHDL works.

This means that tests can now be written with Python's unittest, that the verilog code can be
kept clean (as in synthesizable), and that I can now see how test-driven hardware design works ;-)
Update Tools section in README