VHDL behavioural description of a four bit adder.