generic_platform: do not create clock domains during Verilog conversion