This project implements the RISC based DLX microprocessor ISA in verilog using multicycle datapath