Gates ported to D-Latch

- Bugs
- New models for silicon chips and energized chips
- Edited some gate logic