Add preliminary support for Cortex-M0 core
Add preliminary support for STM32F0 devices family
cm0: fix CPUID-offset
cm0: SHCSR and DFSR are only accessible from DAP
cm0: remove non-existent MPU areas for core < M0+ (based on Florian Larysch pull request)