Added more information on M1, MREQ, RD, WR pins and simulated memory