Setting up tests

Alright, writing test benches in verilog is godawful and I hate it.