updates to modelsim-verilog tests