auto generate verilog testbench file