Only connect AXI master to the PCIE bridgeif exposed by the design