Update of verilog version

Added  bugfixes and testbench submitted by A. Wood.