fix bug when write fifo becomes full

The wrfifo_full signal have to be combinatorially connected to
the write signal as well as the wishbone ack signal, otherwise
a write to a full fifo will occur when the fifo is full.