More explicit integer output in verilog backend
Added simple xilinx7 technology mapping files