fix Unop opcode cycle count decoding

The NOP 16 bits opcode formats seems to encode the cycle count as
cycle count = N3 + 1 (as does the src field of the 32 bits opcode)
This is how the Ti disassembler (dis6x) does decode it.