Single and multi cycle MIPs CPUs in VHDL