My SimpleCPU Verilog project, as part of CS240 Computer Architecture course in Özyeğin University.