Define SYSTEMVERILOG, SV_COV_START and other IEEE mandated predefines.
Comment about -x-initial-edge and logic/bit.
Fix implicit one bit parameter selection, bug603.
Merge branch 'master' into verilog-short-circuit