[vhdl] created lut slice to be more of a 'hierarchical' model
[vhdl] added mux and flip flop behaviorial models