Synthesis flow is up, fixed a logical issue with the PLA. must run pre-synth tb again before synthesizing.
Fixed logic issue with PLA. Added clock control to PLA, still need to edit top level for that port addition.