Allow register retiming to ease logic requirements

Various delays in the delay_slr, reorder and fft_stage_n blocks
implemented in behavioural HDL to ease logic requirements.