VHDL DE1 Designs