updated a little mistake in the generation of the full signal
Added full and empty logic now these signals are registers.
Now the full RAM depth can be used...
Added testcase "filling fifo partwise and then empty it"
made testcase generic