Added simulation core for output side in HW part of verification environment.