inserted logic gates figures