Verilog mode support
VHDL mode support
Cleanup of mode-line