simple CPU written in Verilog for EE 201L course at USC