initial commit of verilog code.
currently supporting 32ch pre-lvds headstages.
this is not commented or cleaned up yet, but is working for data acquisition.