Patent ID: 10425095

Abstract:
Multiple-bit parallel successive approximation (SA) Flash analog-to-digital converter (ADC) circuits are disclosed. In one aspect, a multiple-bit parallel SA Flash ADC circuit includes a digital-to-analog converter (DAC) circuit that receives reference voltage and trial bit codes, and generates DAC analog signals. The SA Flash ADC circuit includes parallel comparator stages, each including one or more comparator circuits equal to two (2) raised to a number of digital bits of the corresponding parallel comparator stage, quantity minus one (1). Each comparator circuit receives an analog input signal and corresponding DAC analog signal, and generates a digital signal. The digital signal of each comparator circuit is logic high if the analog input signal has a greater voltage than the corresponding DAC analog signal, and logic low if the analog input signal has a smaller voltage. The digital signals corresponding to each parallel comparator stage are used to generate a digital output signal.