Patent ID: 11843386

Abstract:
An integrated circuit can include latched comparator circuitry. The latched comparator circuitry may include first and second input transistors configured to receive an input signal, first and second cross-coupled inverting circuits, reset transistors, and a current pulse generator. The first and second inverting circuits may each include a pull-up transistor and a pull-down transistor. The first input transistor may be coupled between the pull-up and pull-down transistors in the first inverting circuit. The second input transistor may be coupled between the pull-up and pull-down transistors in the second inverting circuit. The reset transistors may be coupled in parallel with the pull-up transistors and may receive a clock signal. The current pulse generator may receive the clock signal and generate current pulse signals in response to detecting edges in the clock signal. Latched comparator circuitry configured and operated in this way can provide reduced clock kickback noise.