AND gate
A simple AND gate in VHDL would look something like