Finite State Machines in Hardware: Theory and Design (with VHDL and SystemVerilog)
Volnei A. Pedroni is Professor of Electronics Engineering at Brazil's Federal University of Technology. He is the author ofCircuit Design and Simulation with VHDL(MIT Press).