VHDL for Logic Synthesis
VHDL (Very high-speed circuit Hardware Description Language) is firmly established in an industrial context, and is the worldwide standard for computer-aided electronic system design. This title focuses on logic synthesis, or the design-to-implementation phase of the VHDL cycle in generating the hardware. VHDL for Logic Synthesis was originally written as an introductory and reference text on VHDL for engineers intending to use logic synthesis, but the updated and revised second edition is intended for a broader readership by providing comprehensive coverage of the VHDL language and its use in the process of generating hardware.--This text refers to an out of print or unavailable edition of this title.