Designing network on chip architectures in the nanoscale era Chip Multiprocessors (CMPs) are diving very aggressively into the marketplace since past efforts to speed up processor architectures in ways that do not modify the basic von Neumann computing model have encountered hard limits. The power consumption of the chip becomes the limiting factor and sets the rules for future CMP systems. As a result the microprocessor industry is today leading the development of multicore and many core architectures where as the number of cores increases efficient communication among them and with off chip resources becomes key to achieve the intended performance scalability. This trend has helped overcome the skepticism of some system architects to embrace on chip interconnection networks as a key enabler for effective system integration. Networks on chip (NoCs) make performance scalability more a matter of instantiation and connectivity rather than increasing complexity of specific architecture building blocks. This book comes as a timely and welcome addition to the wide spectrum of available NoC literature as it has been designed with the purpose of describing in a coherent and well grounded fashion the foundation of NoC technology above and beyond a simple overview of research ideas and or design experiences. It covers in depth architectural and implementation concepts and gives clear guidelines on how to design the key network component providing strong guidance in a research field that is starting to stabilize bringing sense and simplicity and teaching hard lessons from the design trenches. The book also covers upcoming research and development trends such as vertical integration and variation tolerant design. It is a much needed how to guide and an ideal stepping stone for the next ten years of NoC evolution Paving the way for the use of network on chip architectures in 2015 platforms this book presents the industrial requirements for such long term platforms as well as the main research findings for technology aware architecture design. It covers homogeneous design techniques and guidelines including the solutions that are most appealing to the industry and best suited to meet the requirements of on chip integration. Each chapter deals with a specific key architecture design including fault tolerant design topology selection dynamic voltage and frequency scaling synchronization network on chip resources exposed to the architecture routing algorithms and collective communication