GitHub repository: ruich95/SynQ
Primary language: Verilog
Description: Synchronous System Design with Quantitative Types