GitHub repository: secworks/modexp
Primary language: Verilog
Description: Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.