GitHub repository: rstar900/Dual-Core-RISC-V-Processor
Primary language: Verilog
Created: 2022-08-07T15:07:59Z
Description: A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.