GitHub repository: siavooshpayandehazad/NoC_FPGA_Emulator
Primary language: Verilog
Created: 2015-10-08T12:13:42Z
Description: This project aims to provide an FPGA based NoC emulator to test and verify different mapping schedulings