GitHub repository: xusiqi2002/smallriscv
Primary language: Verilog
Description: 一个支持37条riscv指令顺序双发射cpu