GitHub repository: skristiansson/diila
Primary language: Verilog
Description: A Device Independent Integrated Logic Analyzer