GitHub repository: vossstef/tang_nano_9k_vic20_dvi
Primary language: VHDL
Description: VIC20 living in a Gowin FPGA on a Sipeed Tang Nano with DVI Video output