GitHub repository: snhobbs/logic
Primary language: SystemVerilog
Description: CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.