GitHub repository: ultraembedded/fpga_test_soc
Primary language: Verilog
Created: 2019-08-11T21:19:43Z
Description: A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)