GitHub repository: shalan/SoCBUS
Primary language: Verilog
Created: 2021-03-17T16:24:45Z
Description: Set of HDL modules to construct SoC buses