GitHub repository: stnolting/neorv32-verilog
Primary language: VHDL
Created: 2022-08-27T15:06:27Z
Description: ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.