GitHub repository: zero-day-labs/riscv-aia
Primary language: SystemVerilog
Description: AIA IP compliant with the RISC-V AIA spec