GitHub repository: sallah21/Salamander-4
Primary language: SystemVerilog
Description: Simple CISC microprocessor made on laboratory classes