GitHub repository: zhizhenzhong/verilog-axi
Primary language: Verilog
Description: Verilog AXI components for FPGA implementation