GitHub repository: ubbeg2000/uvm-testbench-sample
Primary language: SystemVerilog
Created: 2025-03-16T17:18:26Z
Description: Sample UVM testbench for an I2C master and slave design