GitHub repository: stv0g/icicle
Primary language: C
Description: 32-bit RISC-V system on chip for iCE40 and ECP5 FPGAs