GitHub repository: yuzeng2333/autoGenILA
Primary language: Verilog
Description: Automatic generation of architecture-level models for hardware from its RTL design.