GitHub repository: silent-observer/RCPU
Primary language: Verilog
Created: 2017-03-04T14:38:31Z
Description: 16-bit CPU, made just for fun