GitHub repository: roy-tsai-tw/Advanced_SOC_Design
Primary language: Verilog
Created: 2024-03-13T16:51:59Z
Description: This is the repository for Advanced SOC Design, Spring 2024 in NTHU.