GitHub repository: yousefelsonbaty/UART-VHDL
Primary language: VHDL
Created: 2024-04-18T18:37:45Z
Description: A UART implementation using VHDL on Intel Quartus and ModelSim.