GitHub repository: riscv-steel/riscv-steel-core
Primary language: Verilog
Description: Processor core implementing the base RV32I instruction set of the RISC-V ISA