GitHub repository: tymonx/logic
Primary language: SystemVerilog
Created: 2017-10-29T21:01:42Z
Description: CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.