GitHub repository: sajattack/redip-sid-i2s
Primary language: Verilog
Created: 2021-08-17T06:03:23Z
Description: Initial bringup experiments for I2S on the redip-sid FPGA board