GitHub repository: shashikedissanayake/Risk_processor
Primary language: Verilog
Description: This is a basic Risk processor implementation using HDL verilog ModelSim software