GitHub repository: shivanis1406/OpenLane_05282023
Primary language: Verilog
Description: OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.