GitHub repository: suchuankai/VLSI-system-design
Primary language: SystemVerilog
Description: CPU design practice