GitHub repository: scarv/scarv-cpu
Primary language: Verilog
Description: SCARV: a side-channel hardened RISC-V platform