GitHub repository: wfly1998/Fuxi
Primary language: SystemVerilog
Description: Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.