GitHub repository: zhangshuai-neu/pico_vivado
Primary language: Verilog
Created: 2018-10-09T12:47:18Z
Description: modify picorv32 core in vivado and add axi-bus