GitHub repository: shivanishah269/vsdfpga
Primary language: SystemVerilog
Description: Implementation of Mixed Signal SoC (RISCV based Core + PLL) on FPGA