GitHub repository: westerndigitalcorporation/swerv_eh1
Primary language: SystemVerilog
Description: A directory of Western Digital’s RISC-V SweRV Cores