GitHub repository: wait-bad/cpld_epm240study
Primary language: Verilog
Created: 2023-07-05T11:41:37Z
Description: 用于记录和学习epm240t100c5n这款cpld学习中的知识点和代码