GitHub repository: samidh99/DSP_Slice
Primary language: Verilog
Created: 2021-01-14T09:24:49Z
Description: Floating Point building blocks; Stratix-10, Agilex, Arria-10 DSP Slices