GitHub repository: ytbmulder/dicells
Primary language: SystemVerilog
Description: Cell Library for Delay Insensitive Synchronous Hardware