GitHub repository: wegul/PHY-Project
Primary language: Verilog
Description: Verilog Ethernet components for FPGA implementation