GitHub repository: ricerodriguez/ttu-lab1-code-examples
Primary language: Verilog
Description: Example code for Project Lab 1