GitHub repository: slp/socz80-altera
Primary language: VHDL
Description: socz80 port for Altera FPGA boards