GitHub repository: randyjhc/Verilog-Practice01
Primary language: Verilog
Created: 2015-10-01T15:51:50Z
Description: A ripple carry counter with separate design block and stimulus block