GitHub repository: scale-lab/BLASYS
Primary language: Verilog
Description: An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization