GitHub repository: secworks/aes_6502
Primary language: Verilog
Created: 2017-03-10T11:47:13Z
Description: My attempt at making a fast AES-128 implementation on MOS 6502