GitHub repository: siliconcompiler/logik
Primary language: Python
Description: A configurable RTL to bitstream FPGA toolchain