GitHub repository: ucb-bar/MaDa
Primary language: Verilog
Created: 2024-12-04T23:45:42Z
Description: Agile FPGA SoC design with Chisel and Mill.