GitHub repository: yasnakateb/CGRAs
Primary language: Verilog
Created: 2022-06-25T12:39:52Z
Description: Coarse Grained Reconfigurable Arrays with Chisel3