GitHub repository: yuxiqian/stopwatch_control
Primary language: Verilog
Description: Verilog Lab 5.