GitHub repository: rj45/rj32
Primary language: Verilog
Created: 2021-05-29T00:02:16Z
Description: A 16-bit RISC CPU with 32 instructions built with Digital for running on an FPGA.