GitHub repository: shtaxxx/Pyverilog
Primary language: Python
Description: Python-based Hardware Design Processing Toolkit for Verilog HDL