GitHub repository: zeilerphone/Solving-SAT-in-FPGA-UCSB
Primary language: Jupyter Notebook
Description: Creating a hardware solver in Verilog and then uploading to FPGA and connecting to a PC to solve SAT problems.