GitHub repository: tahmeedKENJI/rv64g-core-experiment-tahmeed
Primary language: SystemVerilog
Description: The RV64G Core is a 64-bit RISC-V compliant core designed in SystemVerilog. It includes the RV64IMAFD extensions, providing integer, multiplication/division, atomic, floating-point, and double-precision floating-point