GitHub repository: tancheng/OpenCGRA
Primary language: Verilog
Description: Project repo for the coarse-grained reconfigurable architecture