GitHub repository: shachy12/UART-VHDL
Primary language: VHDL
Created: 2017-06-17T16:46:03Z
Description: A UART implementation in VHDL