GitHub repository: sfmth/wrapped_ibnalhaytham
Primary language: Verilog
Created: 2022-08-20T13:05:50Z
Description: RISC-V based 32-bit pipelined processor + memory controler