GitHub repository: will-arden/risc-v-core
Primary language: SystemVerilog
Description: A multi-stage pipelined RISC-V compliant processor, written in SystemVerilog.