GitHub repository: riusupov/rebecca
Primary language: Verilog
Created: 2017-09-29T07:11:32Z
Description: Masked hardware verifier