GitHub repository: xtexx/apicula
Primary language: Verilog
Description: Project Apicula 🐝: bitstream documentation for Gowin FPGAs