GitHub repository: strongwong/bittyCore_RISC-V
Primary language: Verilog
Description: This is a bitty CPU core of risc-v architecture, which is currently under development.