GitHub repository: yuri-panchul/yrv-plus
Primary language: Verilog
Description: Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.