GitHub repository: versonforgit/learn-verilog
Primary language: Verilog
Description: use iverilog and gtkwave