GitHub repository: sugarspicenshit/RAM-for-Modified-SAP
Primary language: Verilog
Created: 2023-07-23T07:18:24Z
Description: Implementation of a 256x8 RAM on a modified SAP computer. (Forgive the spaghetti code, I only modified the code that was given to me)