GitHub repository: rudyyao/e200_opensource
Primary language: Verilog
Description: The Ultra-Low Power RISC Core