GitHub repository: ultraembedded/core_ddr3_controller
Primary language: Verilog
Created: 2020-07-14T22:30:42Z
Description: A DDR3 memory controller in Verilog for various FPGAs