GitHub repository: yesilzeytin/uart_uvm
Primary language: Verilog
Description: Verilog UART UVM verification environment