GitHub repository: ramasatyasai/RTL_Design_verification
Primary language: Verilog
Created: 2023-03-28T16:52:44Z
Description: This Github repository is dedicated to RTL (Register Transfer Level) design and verification. RTL is a hardware description language used to model digital circuits at a low-level of abstraction. The repository contains design and verification code and scripts for digital circuits.