GitHub repository: vijayank88/OpenLane
Primary language: Verilog
Description: OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.