GitHub repository: vproHacks/IEEE-UofT-ASIC-Project-2025
Primary language: SystemVerilog
Description: Digital Phase-Locked Loop RTL Design - Initial Design by @chen-eecgutorontoca, taped out by the IEEE UofT Student Branch