GitHub repository: youmnahamdan/SmartDesignVerification-using-LLM
Primary language: Python
Description: Generating self testing chip designs using SystemVerilog via utilizing the power of LLMs