GitHub repository: sajeyyy/SARC18-CPU
Primary language: VHDL
Description: 18-bit RISC CPU in VHDL with a custom instruction set and modular design for FPGA use.