GitHub repository: suoglu/Fixed-Floating-Point-Adder-Multiplier
Primary language: Verilog
Description: 16-bit Adder Multiplier hardware on Digilent Basys 3