GitHub repository: ysx001/Verilog-Pong
Primary language: Verilog
Created: 2016-04-10T00:45:17Z
Description: A Pong game implemented using Verilog for a Spartan 3E XCS500E FPGA board.