GitHub repository: tharunchitipolu/Dadda-Multiplier-using-CSA
Primary language: Verilog
Description: Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.