GitHub repository: shehrrbano/risc-v-single-cycle-processor
Primary language: Verilog
Description: A single-cycle processor based on the RISC-V RV32I ISA, executing one instruction per clock cycle. Implemented in Verilog, this design showcases the core principles of CPU architecture, highlighting instruction flow, control logic, and datapath integration.