GitHub repository: ultraembedded/riscv
Primary language: Verilog
Description: RISC-V CPU Core (RV32IM)