GitHub repository: yczheng-hit/XC-SoC
Primary language: Verilog
Created: 2022-04-15T01:58:03Z
Description: A Simple SoC Based on Cortex-M0