GitHub repository: rphlhuang/vivaldi
Primary language: SystemVerilog
Description: A mini FPGA synthesizer built for the Nexys Video Artix-7 FPGA from Digilent.