GitHub repository: sou-sugiura/ASCA
Primary language: SystemVerilog
Created: 2020-12-24T06:59:11Z
Description: ASCA is RISC Core Processor for Educational Use.