GitHub repository: thanujan96/e17-co502-RV32IM-Pipeline-Implementation-Group1
Primary language: Verilog
Description: An in-order 5-stage pipelined RISC-V CPU implementation consisting of the RV32I base ISA and the M-extension for multiplication/division operations.