GitHub repository: shu123vae/uvm_uart
Primary language: SystemVerilog
Description: a UART testing project  based on UVM