GitHub repository: thewonderidiot/cmod_agc
Primary language: Verilog
Created: 2024-04-26T06:10:44Z
Description: Gate-level AGC simulation + AGC monitor in a single Cmod A7-35T