GitHub repository: spider-tronix/VLSI
Primary language: Verilog
Created: 2020-09-30T10:15:07Z
Description: RISC V core implementation using Verilog.