GitHub repository: ultraembedded/core_jpeg
Primary language: Verilog
Created: 2020-10-18T21:11:51Z
Description: High throughput JPEG decoder in Verilog for FPGA