GitHub repository: soumyadipp/riscv32i-core
Primary language: SystemVerilog
Created: 2025-06-07T20:19:17Z
Description: A synthesizable RISC-V RV32I processor core implemented in Verilog from scratch.