GitHub repository: welguisz/aoc2021d16fpga
Primary language: Verilog
Created: 2021-12-18T03:03:02Z
Description: Advent of Code 2021, Day 16 done in work to be synthesizable and placed in a FPGA.