GitHub repository: rickyC3/Logic_Design_Lab_Final_project
Primary language: Verilog
Description: NTHU verilog class final project