GitHub repository: wjjjysc/-
Primary language: Verilog
Created: 2024-12-30T07:18:55Z
Description: Verilog语言设计信号发生器系统，能实现频率可调的正弦波，方波和三角波等功能