GitHub repository: wangdongCCNU/HPDAQ2
Primary language: Verilog
Description: This Project is for the design of scalable system for data acquisition system