GitHub repository: toddsharpe/RiscV
Primary language: SystemVerilog
Created: 2023-02-05T17:53:38Z
Description: RiscV soc in RTL with GPIO