GitHub repository: zhizhenzhong/verilog-axis
Primary language: Python
Description: Verilog AXI stream components for FPGA implementation