GitHub repository: sylefeb/Silixel
Primary language: Verilog
Description: Exploring gate level simulation