GitHub repository: scrameta/Minimig-AGA_MiSTer_Hybrid
Primary language: SystemVerilog
Description: Add an HPS-FPGA bridge to minimig, so we can emulate the 68k on the Arm