GitHub repository: starfruit-zl/FPGA_project
Primary language: VHDL
Created: 2025-02-23T02:39:26Z
Description: Project pursued with the Concordia IEEE to design a single core unit of a multi-core simple RISC-V CPU.