GitHub repository: wethmiranasinghe/single-cycle-processor
Primary language: Verilog
Created: 2024-06-13T18:31:26Z
Description: A simple 8-bit single-cycle processor with a memory sub-system designed using Verilog HDL.