GitHub repository: riscv/riscv-control-transfer-records
Primary language: Makefile
Description: This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usages associated with profiling and debug.