GitHub repository: zefeiO/ML-on-Verilog
Primary language: Verilog
Description: Making FPGA available to ML deployment