GitHub repository: yiwangchunyu/AI-RISC
Primary language: Assembly
Description: Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects