GitHub repository: rswarbrick/ibex
Primary language: SystemVerilog
Description: Ibex is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, previously known as zero-riscy.