GitHub repository: zhangziqing/Icaurs
Primary language: SystemVerilog
Description: A loongArch processor core