GitHub repository: vanbako/henad
Primary language: Verilog
Created: 2025-06-10T12:14:31Z
Description: henad = 12 bit risc 5-stage pipeline core demonstration