GitHub repository: shack/kicad_to_verilog
Primary language: Python
Created: 2024-10-07T18:32:00Z
Description: A small script to convert the netlist of a KiCAD schematic into a Verilog file.