GitHub repository: vmayoral/verilog-ethernet
Primary language: Verilog
Description: Verilog Ethernet components for FPGA implementation