GitHub repository: ruban2005-pixel/Multiplexer-Simulation-in-Vivado
Description: In this experiment, a 4:1 Multiplexer (MUX) is designed and simulated using Verilog HDL in various modeling styles: Gate-Level, Data Flow, Behavioral, and Structural.