GitHub repository: z4yx/NaiveMIPS-HDL
Primary language: Verilog
Created: 2017-11-14T05:17:44Z
Description: Naïve MIPS32 SoC implementation