GitHub repository: viktor-prutyanov/fpga-ir
Primary language: Verilog
Created: 2021-02-14T01:43:45Z
Description: IR receiver with UART interface