GitHub repository: toddsharpe/SAP
Primary language: Verilog
Created: 2022-12-15T02:11:57Z
Description: Simple As Possible computer, based off Ben Eater's youtube series.