GitHub repository: yathAg/FemtoRV_RISCV
Primary language: C
Description: RISCV32I single core processor with UART implemented on the ARTIX7 FPGA