GitHub repository: sinitame/zero-riscy
Primary language: VHDL
Created: 2019-03-03T21:06:44Z
Description: Implementation of the riscy-zero processor