GitHub repository: vhda/verilog_systemverilog.vim
Primary language: Vim Script
Description: Verilog/SystemVerilog Syntax and Omni-completion