GitHub repository: secworks/prince
Primary language: Verilog
Created: 2019-08-12T18:09:57Z
Description: The Prince lightweight block cipher in Verilog.