GitHub repository: xiaoan109/rtl_design_for_interview
Primary language: SystemVerilog
Created: 2025-03-18T04:02:10Z
Description: A repository to store basic rtl designs for interview.