GitHub repository: tzyLee/verilog-highlight
Primary language: Verilog
Description: Syntax highlighter for Verilog