GitHub repository: rikhilk03/Router1x3-design-and-verification-VerilogTB-UVMTB
Created: 2025-04-20T10:56:01Z
Description: Router 1x3 design using Verilog and verification using both verilog TB and UVM methodology TB.