GitHub repository: zan-pu/pipelined-zanpu
Primary language: Verilog
Description: A classic implementation of a classic five stage RISC pipeline CPU.