GitHub repository: redhotchili0909/comp-arch-riscv
Primary language: SystemVerilog
Description: Designing a Single-Cycle 32-bit RISC-V integer microprocessor with a Von Neumann architecture