GitHub repository: scala-steward/chiselv
Primary language: Scala
Description: A RISC-V Core (RV32I) written in Chisel HDL