GitHub repository: zhelnio/ahb_lite_uart16550
Primary language: Verilog
Description: UART 16550 core for MIPSfpga+ system