GitHub repository: veritas-verilog/full_adder
Primary language: Verilog
Description: A simple full adder verilog module