GitHub repository: vachanukb04/32-Bit-RISC-V-based-CPU
Created: 2020-08-08T19:54:37Z
Description: Designed a 32-Bit RISC-V ISA based 5-Stage pipelined CPU in 5 days!! The design involved TL-Verilog coding for a simple pipelined calculator and addressed all the hazards.