GitHub repository: shivanishah269/risc-v-core
Primary language: Verilog
Description: This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve Hoover