GitHub repository: txst54/hdl-mem-subsystem
Primary language: SystemVerilog
Description: RTL implementation of DIMM, SDRAM Controller, Memory Controller, LLC, L1D Cache, and L/S Unit for synthesis to FPGA