GitHub repository: ridecore/ridecore
Primary language: Verilog
Created: 2016-03-29T05:51:09Z
Description: RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.