GitHub repository: svenka3/ivl_uvm
Primary language: SystemVerilog
Description: Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach.