GitHub repository: viktor-prutyanov/drec-fpga-intro
Primary language: Verilog
Created: 2019-01-30T18:43:44Z
Description: Problems, slides and notes for "Introduction to FPGA and Verilog" at MIPT DREC