GitHub repository: soc-dv/serv
Primary language: Verilog
Description: SERV - The SErial RISC-V CPU