GitHub repository: raumzeitt/rz-jenc
Primary language: SystemVerilog
Description: JPEG encoder IP core(s) written in Verilog.