GitHub repository: sk20052001/UART
Primary language: SystemVerilog
Description: Design and Simulation of UART