GitHub repository: robjustinwagner/WISC-S15
Primary language: SystemVerilog
Description: A simple, but powerful, 16-bit computer with a load/store architecture engineered in Verilog for ECE552.