GitHub repository: rubensmz/uvm-cg-driven
Primary language: SystemVerilog
Created: 2022-06-12T15:31:25Z
Description: UVM testbench using covergroup to determine when test has to end