GitHub repository: rbnprdy/MIPSProcessor
Primary language: Verilog
Description: A pipelined datapath designed to work with a subset of the MIPS ISA. Written in Verilog.