GitHub repository: sth1997/VexRiscv
Primary language: Assembly
Description: A FPGA friendly 32 bit RISC-V CPU implementation