GitHub repository: smartfoxdata/uvm_starter
Primary language: SystemVerilog
Created: 2017-04-20T02:41:00Z
Description: uvm_starter is a simple template for starting uvm projects