GitHub repository: tcal-x/pythondata-cpu-vexriscv
Primary language: Verilog
Description: Python module containing verilog files for vexriscv cpu (for use with LiteX).