GitHub repository: shalan/ms_tmr32
Primary language: Verilog
Created: 2023-04-10T12:22:04Z
Description: A 32-bit Timer/Counter/Capture/PWM Soft IP (Verilog)