GitHub repository: stillwater-sc/RISC-V-TensorCore
Primary language: C++
Description: Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra