GitHub repository: sean-galloway/RTLDesignSherpa
Primary language: SystemVerilog
Description: This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.