GitHub repository: sigma-logic/common-cores
Primary language: SystemVerilog
Description: Common cores for internal use under organization. Mostly oriented on Gowin Arora V family