GitHub repository: soc-hub-fi/ReImA
Primary language: SystemVerilog
Created: 2024-10-10T09:13:58Z
Description: A Reconfigurable Image Acqusition and Prosessing Subsystem in SystemVerilog.