GitHub repository: yansyaf/cmake-verilog-vhdl-fpga-template
Primary language: VHDL
Description: CMake template for Verilog and VHDL project and Altera/Xilinx FPGA target