GitHub repository: ultraembedded/core_usb_cdc
Primary language: Verilog
Created: 2019-07-20T16:22:16Z
Description: Basic USB-CDC device core (Verilog)