GitHub repository: shivampotdar/warp-v
Primary language: SystemVerilog
Description: WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.