GitHub repository: topologicalhurt/Thesis
Primary language: SystemVerilog
Description: Fpga thesis project. An intelligent hardware scheduling algorithm focused on common signal chains.