GitHub repository: semitechsemi/open-register-design-tool
Primary language: Verilog
Description: Tool to generate register RTL, models, and docs using SystemRDL or JSpec input