GitHub repository: thebokaroguy/VLSIProject1
Primary language: Verilog
Created: 2024-12-18T06:12:49Z
Description: My first project will be on the VLSI Design flow from Code Testbench synthesis and all after that Design of Layout