GitHub repository: yth98/DSD_processor
Primary language: Verilog
Description: A synthesizable pipelined RISC-V processor. (Digital System Design, Spring 2020, NTUEE)