GitHub repository: wsong83/verilog-demo
Primary language: Tcl
Created: 2019-08-13T08:25:26Z
Description: The Verilog HDL demo for UCAS course (digitial circuits)