GitHub repository: kumarnikhil936/logicSimulator
Primary language: C++
Created: 2017-12-14T09:23:12Z
Description: The goal of this project is to develop and implement a simple logic and delay simulator.  Theprogram should be able to read in circuits in the benchmark format (.bench files) and translate them to an internal netlist representation.