GitHub repository: naftali10/UVM-Testbench-for-Microcontroller
Primary language: SystemVerilog
Created: 2022-12-18T09:47:20Z
Description: UVM testbench for an in-order single-pipeline processor, capable of executing 6 different operations.