GitHub repository: ourfool/poyo-v
Primary language: Verilog
Description: Open source RISC-V IP core for FPGA/ASIC design