GitHub repository: krevanth/ZAP
Primary language: SystemVerilog
Created: 2023-11-24T15:07:18Z
Description: ZAP is a synthesizable ARM compatible SV integer core that satisfies sections A and B of the older DDI0100E-V5TE (1999) standard.