GitHub repository: mhyousefi/MIPS-pipeline-processor
Primary language: Verilog
Created: 2017-10-28T13:44:01Z
Description: A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding