GitHub repository: mtvjr/CPU
Primary language: Verilog
Description: CS3339 Computer Architecture class project - 5 stage MIPS-like processor with forwarding, hazard control, no exception handling.