GitHub repository: mysterious24/Router-1X3
Primary language: Verilog
Created: 2024-02-11T17:38:01Z
Description: The project is about a one input three output Router the file contains the RTL of topmodule and other sub modules