GitHub repository: m4j0rt0m/axi-lite_uart-ipcore
Primary language: Verilog
Description: AXI4-Lite UART IP core