GitHub repository: munailwaqar/VeriFi-LUMS-AHB-Project
Primary language: SystemVerilog
Description: SystemVerilog testbench and verification environment for an AHB-lite slave DUT — built as part of Digital Verification course project.