GitHub repository: minecraftdixit/Digital-ASIC-LAB
Primary language: SystemVerilog
Description: Verilog Codes for various Design for lab at IIT Jodhpur