GitHub repository: origintfj/riscv
Primary language: Verilog
Description: RISC-V RV32I CPU (Apachi-2.0) - Merlin32i