GitHub repository: naturelovermanjil/logic-synthesis
Primary language: VHDL
Created: 2025-03-12T14:01:25Z
Description: vhdl_logic_synthesis