GitHub repository: namn-grg/RTL-RISC-V-processor
Primary language: Verilog
Description: RTL Design of 5-stage pipelined RISC-V processor in RTL