GitHub repository: oliverbunting/verilator-unisims
Primary language: Verilog
Description: This is mainly a simulation library of xilinx primitives that are verilator compatible.