GitHub repository: nzaupa/FPGA_resonant_converter
Primary language: Verilog
Created: 2023-07-31T14:28:28Z
Description: Project concerning the development of a prototype of a resonant converter. In particular the HDL code used for the control.