GitHub repository: merledu/azadi
Primary language: SystemVerilog
Description: Azadi is an SoC with 32 bit RISC-V CPU core.