GitHub repository: raghul-g1322/ALU-with-Parameterized-Input-WIdth
Primary language: Verilog
Created: 2025-05-29T05:12:50Z
Description: Parameterized ALU in Verilog with Self-Checking Testbench