GitHub repository: merledu/ArcheV
Primary language: Verilog
Created: 2023-11-02T11:17:31Z
Description: RISC-V RV-32i RTL Benchmark for evaluating Large Language Models.