GitHub repository: kingRodian/vercpu-project
Primary language: Verilog
Description: HDL CPU with accumulator architecture and microcode implementation.