GitHub repository: leonardo-panseri/cicero-port-to-intel
Primary language: VHDL
Description: Port of CICERO for Intel FPGAs