GitHub repository: matthewcaren/aurras
Primary language: SystemVerilog
Created: 2023-10-31T23:51:23Z
Description: Active environmental noise cancellation using an FPGA