GitHub repository: lxschwalb/fpga_mel_filter_bank
Primary language: VHDL
Created: 2020-03-08T21:18:05Z
Description: System Verilog implementation of Mel Filter Bank