GitHub repository: pindjouf/uart
Primary language: Verilog
Created: 2024-10-07T18:59:55Z
Description: A primitive uart