GitHub repository: klasnordmark/openlane-examples
Primary language: Verilog
Description: Examples from the Openlane repository, adapted as Fusesoc cores