GitHub repository: nshcat/risc16
Primary language: Rust
Created: 2020-02-19T17:29:58Z
Description: A simple, MIPS-inspired, 16-bit RISC one-cycle CPU implemented in Verilog