GitHub repository: kaushanr/System-Bus-Design
Primary language: Verilog
Description: Design of a system bus architecture - Team Project @ ENTC UoM