GitHub repository: muneeb-mbytes/pulpino__spi_master__subsystem_verification
Primary language: SystemVerilog
Created: 2022-03-01T08:39:03Z
Description: Verification of pulpino subsystem consisting of AXI input interface and SPI as output interface