GitHub repository: merledu/common_peripheral_ips
Primary language: SystemVerilog
Created: 2021-12-01T11:24:42Z
Description: This repository contains generic peripheral IPs. These IPs can be used as memory mapped device with various bus interfaces like, Tilelink, AXI, AXI-Lite and APB.