GitHub repository: juj/gowin_flipflop_drainer
Primary language: Verilog
Created: 2023-01-02T21:48:30Z
Description: A test case for stress testing Tang Nano 4K and 9K and Primer 20K (Gowin FPGAs)