GitHub repository: openhwgroup/cva5
Primary language: SystemVerilog
Created: 2022-02-08T19:06:07Z
Description: The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.