GitHub repository: lakshmi-sathi/caravel_avsdpll1v8
Primary language: Verilog
Created: 2020-12-07T15:37:44Z
Description: PLL IP on Caravel with OpAmps