GitHub repository: nsauzede/darkriscv
Primary language: Verilog
Description: opensouce RISC-V cpu core implemented in Verilog from scratch in one night!