GitHub repository: merldsu/RISCV_Single_Cycle_Core
Primary language: Verilog
Description: This repository contains the design files of RISC-V Single Cycle Core