GitHub repository: q-datum/Single-Cycle-RISC-V-Processor
Primary language: Verilog
Description: RV32I architecture implemented in Verilog