GitHub repository: omar-joudi/SERDES
Primary language: VHDL
Description: A serial to parallel converter (SERDES) which can be switched between 8, 10 and 12 bit.