GitHub repository: lplana/spio
Primary language: Verilog
Description: A library of FPGA designs and re-usable modules for I/O (and internal connectivity) in SpiNNaker systems.