GitHub repository: nandland/UART
Primary language: Verilog
Created: 2022-05-25T00:07:00Z
Description: UART in Verilog and VHDL