GitHub repository: m-labs/VexRiscv-verilog
Primary language: Verilog
Description: Using VexRiscv without installing Scala