GitHub repository: promach/UART
Primary language: Verilog
Created: 2017-07-01T11:41:59Z
Description: UART implementation in verilog