GitHub repository: lsils/benchmarks
Primary language: Verilog
Created: 2018-07-25T15:35:46Z
Description: EPFL logic synthesis benchmarks