GitHub repository: mateusriff/single-cycle-mips-cpu
Primary language: Verilog
Description: A Verilog model of a Single-cycle MIPS CPU.