GitHub repository: kasirgalabs/kasirga-k0
Primary language: Verilog
Created: 2021-12-30T15:23:42Z
Description: riscv-soc