GitHub repository: open-sdr/openwifi-hw
Primary language: Verilog
Created: 2019-12-05T07:46:14Z
Description: open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware