GitHub repository: mattvenn/seven_segment_seconds
Primary language: Verilog
Description: Demo project for Zero to ASIC course & presentations