GitHub repository: rafaelcalcada/steel-core
Primary language: Verilog
Created: 2020-05-03T19:29:11Z
Description: Steel is a RISC-V processor core that implements the RV32I and Zicsr instruction sets of the RISC-V specifications.