GitHub repository: lednikita0481/systemverilog-homework
Description: SystemVerilog language-oriented exercises