GitHub repository: mireavmis/ssi
Primary language: Verilog
Created: 2023-03-19T09:47:35Z
Description: seven segment indication