GitHub repository: marwaneltoukhy/caravel-1
Primary language: Verilog
Description: Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.