GitHub repository: mfkiwl/pe_array-riscv
Primary language: Verilog
Description: An array of PEs working like RISC-V processors