GitHub repository: manmuqingshan/basic_verilog
Primary language: Verilog
Description: Must-have verilog systemverilog modules