GitHub repository: nirajnsharma/Flute
Primary language: Verilog
Description: RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance