GitHub repository: manthanand/ASICDesign2
Primary language: Verilog
Created: 2024-01-24T22:08:46Z
Description: This repository contains the project files for the validation of a 128 Bit AES Core for the ASIC Design 2 Course.