GitHub repository: malith123W/Voting_Machine
Primary language: Verilog
Created: 2025-06-09T10:27:47Z
Description: Simple Voting machine using Verilog