GitHub repository: juanmard/screen-logo
Primary language: Verilog
Created: 2017-09-26T14:47:47Z
Description: Test in FPGA with VGA signal. A logo image debouncing in screen.