GitHub repository: nguyenthienviet/16-QAM-verilog-based-transmitter
Primary language: Verilog
Created: 2019-12-17T02:46:55Z
Description: A simple 16-QAM transmitter simulation on ModelSim