GitHub repository: mesquita96/PLab1
Primary language: VHDL
Created: 2016-04-08T01:06:57Z
Description: This is an exercise in designing combinational circuits that can perform binary-to-decimal number conversion and binary-coded-decimal (BCD) addition.