GitHub repository: pandeykartikey/RISCY-Processor
Primary language: Verilog
Description: A 32-bit RISC processor implementation in verilog