GitHub repository: litex-hub/pythondata-cpu-vexriscv_smp
Primary language: Verilog
Description: Python module containing verilog files for VexRiscv SMP CPU (for use with LiteX).