GitHub repository: manish-kj/Posit-HDL-Arithmetic
Primary language: Verilog
Created: 2017-11-27T09:39:16Z
Description: Universal number Posit HDL Arithmetic Architecture generator