GitHub repository: openrisc/intgen
Description: An verilog core for testing CPU interrupts