GitHub repository: muhammedaddeell/Spartan6DSP_ALSU
Primary language: Verilog
Created: 2024-02-22T16:45:02Z
Description: Verilog design for DSP48A1 & ALSU With a simple test bench and do file for Questasim and TCL script for Vivado