GitHub repository: osresearch/risc8
Primary language: Verilog
Description: Mostly AVR compatible FPGA soft-core