GitHub repository: luism013/ARM_Processor_Design
Primary language: Verilog
Description: Code and physical design of a RISC processor created as part of coursework for Computer Architechture Design (ICOM4215) at UPRM.