GitHub repository: manili/VSDBabySoC
Primary language: Verilog
Created: 2021-08-05T06:50:59Z
Description: VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.