GitHub repository: meiniKi/FazyRV
Primary language: SystemVerilog
Description: A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.