GitHub repository: mkelehk/verilog-ethernet
Primary language: Verilog
Description: Verilog Ethernet components