GitHub repository: nagaokayuji/FPGA-Ethernet
Primary language: Verilog
Description: UDP frames Tx/Rx via Ethernet