GitHub repository: pipeseele/Ascon_Verilog
Primary language: Verilog
Created: 2025-03-13T14:48:00Z
Description: 基于RISC-V-FPGA的ASCON加密核心 ASCON Encryption Core Based on RISC-V-FPGA