GitHub repository: osresearch/up5k
Primary language: Verilog
Created: 2018-12-15T17:46:32Z
Description: Upduino v2 with the ice40 up5k FPGA demos