GitHub repository: kagandikmen/Single-Cycle-RISCV-CPU
Primary language: Verilog
Description: Educational single-cycle CPU based on RISC-V ISA (RV32I)