GitHub repository: mon95/4-byte-RAM
Primary language: Verilog
Created: 2015-10-18T13:43:21Z
Description: Simple Verilog implementation of a 4-byte RAM done as part of the final project in the Digital Design course at BITS Goa