GitHub repository: mghibaudi/PeakRDL-regblock
Primary language: Python
Description: Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.