GitHub repository: martijnbastiaan/VexRiscv
Description: A FPGA friendly 32 bit RISC-V CPU implementation