GitHub repository: oscc-ip/sdram
Primary language: Scala
Created: 2023-09-04T13:53:33Z
Description: An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different manufacturers and models through parameter configuration.