GitHub repository: oafonsoo/SPI-Module-in-SystemVerilog
Description: Master and Slaves Modules in SystemVerilog language to SPI Communication