GitHub repository: ntwong0/auto_simple_adder
Primary language: Verilog
Created: 2021-03-07T05:17:41Z
Description: A simple adder on Digilent's Zybo Z7-20, based on workflows presented in Xilinx's revision control tutorial (UG1198).