GitHub repository: olegaobini/verilog-cpu
Primary language: SystemVerilog
Created: 2025-06-03T03:26:37Z
Description: A basic CPU built from scratch in SystemVerilog for our Digital Systems Design final project, featuring custom instruction execution and core architectural components.