GitHub repository: kagandikmen/V-CORE
Primary language: C
Description: Single-cycle 32-bit RISC-V CPU in Verilog (Educational, RV32I 2.1 Compliant, Zicsr, Zifencei)