GitHub repository: krish1925/poker-verilog
Primary language: Verilog
Description: Implementation of Texas Hold'em Poker on Verilog(Basys3 FGPA)