GitHub repository: mylekiller/VLSITPU
Primary language: Verilog
Description: Repo for CSE40462 Final Project Simple Matrix Multiply Unit