GitHub repository: lucaSartore/VHDL_UART-rs
Primary language: VHDL
Created: 2023-02-01T17:58:20Z
Description: a rust library that allows you to send and receive data to a VHDL program (running in this case on a nexys 4 DDR board) using a serial interface