GitHub repository: juliaps/Jups-Core
Primary language: Verilog
Description: Jups-Core is a monocycle  MIPS-based archicteture.