GitHub repository: mohamadhoseinraad/RISC_CPU
Primary language: Verilog
Description: RISC CPU with 8 command