GitHub repository: noritan/Design363
Primary language: Verilog
Created: 2019-06-30T13:32:50Z
Description: FIFO and DMA combination study - "CY8C5888AXI-LP096" on "FreeSoC2"