GitHub repository: mmdnmz/RISC-V-in-Verilog
Description: Hardware implementation of RISC-V in ModelSim using Verilog hardware description language, in a Multicycle fashion.