GitHub repository: lnestor/sat_attack
Primary language: Verilog
Created: 2020-10-21T17:22:15Z
Description: A basic implementation of a SAT attack on logic locking.