GitHub repository: monideepbora/neorv32
Primary language: VHDL
Description: A small and customizable full-scale rv32imacbuZicsr_Zifencei RISC-V CPU and SoC written in platform-independent VHDL.