GitHub repository: lowRISC/gsoc-sim-mem
Primary language: SystemVerilog
Description: A simulated memory controller for use in FPGA designs that want to model real system performance