GitHub repository: nirajnsharma/Piccolo
Primary language: Verilog
Description: RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)