GitHub repository: osayamenja/RISCyMCU
Primary language: Verilog
Created: 2023-05-29T20:22:24Z
Description: An 8-bit microcontroller unit with a 4-stage pipelined RISC CPU supporting data and control hazard detection.