GitHub repository: m7md5303/Ultrasonic-zynq7000-based-system
Primary language: SystemVerilog
Created: 2024-08-25T20:09:55Z
Description: A shared repository between Software, Embedded and FPGA teams to handle sending and receiving ultrasonic waves from the appropriate transducers. The project is based on Xilinix Zynq7000 board.