GitHub repository: os-chip-design/dtu-soc-2025
Primary language: Verilog
Description: The SoC for the chip design course 2025