GitHub repository: paranlee/embedded_risc
Primary language: Verilog
Description: Embedded 32-bit RISC uProcessor with SDRAM Controller