GitHub repository: raczben/AXI2SPI-bridge
Primary language: Verilog
Description: Homework for Rendszerarchitekturak with Feher Béla & Wacha Gabor :)