GitHub repository: rajeshrv2020/picorv32-kletech
Primary language: Verilog
Description: This is a extract of cliffordwolf picorv32 core and picked up only the relevant pieces of files