GitHub repository: rafafigueredoviana/RISCV_MCU_CYCLONEV
Primary language: SystemVerilog
Description: A basic implementation of the RISCV core into a DE10nano FPGA board.