GitHub repository: kangjian888/vlsi_project
Primary language: Verilog
Description: The template for VLSI project