GitHub repository: rafaelcalcada/riscv-steel
Primary language: Verilog
Description: RISC-V 32-bit microcontroller developed in Verilog