GitHub repository: open-fpga/core-template
Primary language: Verilog
Description: A template for getting started with FPGA core development