GitHub repository: klei22/Open-Source-Verilog-Workflow
Primary language: Makefile
Created: 2023-10-18T08:31:21Z
Description: This is a quickstart template combining synthesis, simulation, viewing of traces built into makefile targets.