GitHub repository: prabhatpal14/instruction_fetch
Primary language: Verilog
Description: Instruction Fetch MIPS processor simulator