GitHub repository: nguyjd/vhdl-project-uart
Primary language: VHDL
Description: Building a UART module for ECGR 4146