GitHub repository: magia-hdl/magia
Primary language: Python
Description: Magia generates Synthesizable SystemVerilog in pythonic syntax in a simple and intuitive way