GitHub repository: liranhucode/simple_vlsi_legalizer
Primary language: Prolog
Created: 2022-07-22T08:15:56Z
Description: simple legalizer for vlsi standard cell.