GitHub repository: nickschiffer/fsm_calculator
Primary language: Verilog
Created: 2018-04-07T04:58:39Z
Description: A finite state machine controlled calculator written using Verilog in Xilinx Vivado targeting the Nexys 4 DDR FPGA Board