GitHub repository: qubeck78/RiscVSOCQ13
Primary language: VHDL
Created: 2024-01-24T07:41:26Z
Description: RiscV based SOC with 2D and 3D graphics acceleration ( Altera Cyclone IV GX ) and some software examples