GitHub repository: pyjamabrah/accidental-rv32i
Description: An experimental RISC-V CPU implementing the base extension.