GitHub repository: oddball/ipxact2systemverilog
Primary language: Python
Description: Translates IPXACT XML to synthesizable VHDL or SystemVerilog