GitHub repository: ovpanait/zynq-aes
Primary language: SystemVerilog
Created: 2019-05-24T19:23:15Z
Description: AES hardware accelerator for Xilinx Zynq platform