GitHub repository: luanbalbino/UVM_tb_external_model
Primary language: SystemVerilog
Description: Implement a UVM testbench for a DUT with a external model compare.