GitHub repository: makermuyi/verilog_basic
Primary language: Verilog
Created: 2021-06-30T01:19:19Z
Description: learn the combinational and sequential logic circuit.