GitHub repository: marwaneltoukhy/caravel
Primary language: Verilog
Description: Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.