GitHub repository: Aratoud/Axi_DMA_Zynq
Primary language: VHDL
Created: 2019-09-17T07:44:58Z
Description: This is a axi dma implementation on Zynq Zedboard