GitHub repository: C-Elegans/single_sdr
Primary language: Verilog
Created: 2019-04-21T01:43:25Z
Description: A single SDR channel on ECP5