GitHub repository: ChipMango/Logic-Poker-Lab
Primary language: SystemVerilog
Description: Lab for digital logic design with instructional content