GitHub repository: FIUSCIS-CDA/Flopr
Primary language: Verilog
Created: 2020-08-05T19:09:17Z
Description: 1-bit register (not enabled), implemented using flip-flop