GitHub repository: 7vik-g/16bit-pipelined-RISC-processor-using-Verilog-HDL
Primary language: Verilog
Description: Developed a 16bit processor having its own Reduced Instruction Set with least possible no. of instructions in it such that the designed Processor can be used to implement almost any Function