GitHub repository: AcidicBase/sparse_hdc_rtl
Primary language: Verilog
Created: 2022-02-17T05:26:04Z
Description: For the RTL implementation of sparse HDC for 198/199