GitHub repository: CAICAIIs/2025-LA32R
Primary language: Verilog
Description: CPU