GitHub repository: 10x-Engineers/SOC-DV
Primary language: Verilog
Created: 2023-04-10T10:24:31Z
Description: The early phases of the system-on-a-chip verification process, starting from the very beginning