GitHub repository: Aatib-cpu/19-bit-RISC-architecture-with-FFT-and-Cryptography-extension
Primary language: Verilog
Description: 5 stage pipeline