GitHub repository: Harsh346/Projects
Primary language: Tcl
Created: 2025-01-19T11:10:43Z
Description: This mentions the personal level projects that I have done to interact with FPGA development boards and implement designs through RTL coding and synthesis.