GitHub repository: Abyssion/Echopen
Primary language: Verilog
Created: 2016-03-28T16:15:46Z
Description: Schematic, FPGA VHDL and informations about the project is available on this repository