GitHub repository: Gregor812/ethond
Primary language: SystemVerilog
Description: Altera SoC based development board with 2 GigE ports