GitHub repository: Beckversync/RISC_CPU_Beckham
Primary language: JavaScript
Created: 2025-03-11T07:34:54Z
Description: A SystemVerilog implementation of a simple FPGA memory module is presented, featuring a single bidirectional data port. The design is accompanied by a testbench for thorough functional verification.