GitHub repository: Ahmed-Nezar/VeriGuard-Verilog_Lint_Project
Primary language: Python
Description: The project is a Verilog Design Checker, the checker will take Verilog (DUT) no Test Bench, and statically points to List of Violations as uninitialized registers, arithmetic overflow, etc...