GitHub repository: Bhavan-Naik/16bit_shift_adder
Primary language: Verilog
Created: 2021-07-01T06:22:33Z
Description: Project to Design and Implement a 16-bit Shift Adder (Serial Adder) using Verilog.