GitHub repository: AnastasiaMCunningham/PWM-Generator
Primary language: SystemVerilog
Created: 2022-04-20T19:17:21Z
Description: In SystemVerilog -- Takes in configuration settings and data to be represented as a PWM, outputs PWM.