GitHub repository: 4mod3/matrix_mul_fyp
Primary language: SystemVerilog
Created: 2021-03-19T14:47:52Z
Description: Reproduce a linear array architecture dealing with arbitrary-size matrix multiplication.