GitHub repository: Bucknalla/lepton-core
Primary language: VHDL
Created: 2020-04-27T14:56:23Z
Description: FLIR Lepton Fusesoc Core (Verilog)