GitHub repository: BeeJeeEss/systemverilog-blackjack
Primary language: SystemVerilog
Description: The project for Digital Circuit project classes