GitHub repository: CCTQ-CIMATEC/genius-pbl3-grupo2
Primary language: SystemVerilog
Description: This repository aims to develop a simple RISC-V CPU capable of executing the assembly code generated in PBL2.