GitHub repository: ArunkumarK07/Seven-segment-display-using-Verilog-HDL-
Created: 2024-09-19T04:39:37Z
Description: To design and simulate a seven-segment display driver using Verilog HDL, and verify its functionality through a testbench in the Vivado 2023.1 environment.