GitHub repository: JiaoXianjun/openofdm
Primary language: Verilog
Description: Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.