GitHub repository: 4a1c0/RV32i-Verilog
Primary language: Verilog
Description: Simple RiscV core for academic purpose.