GitHub repository: Anikin1610/Simple-UART-Module
Primary language: VHDL
Created: 2020-12-07T16:37:43Z
Description: A simple UART module for use in a FPGA