GitHub repository: Baguswijaya1/UART-in-VHDL
Primary language: VHDL
Description: UART communication written in VHDL for communicating over serial link with FPGA