GitHub repository: GyeongHoKim/riscv_core
Primary language: Verilog
Created: 2022-05-09T05:27:22Z
Description: building 32bit risc-v core