GitHub repository: Centre-for-Hardware-Security/asap7_reference_design
Primary language: Verilog
Created: 2022-07-11T10:41:46Z
Description: reference block design for the ASAP7nm library in Cadence Innovus