GitHub repository: 21st-centuryman/riscy_core
Primary language: SystemVerilog
Description: WIP: Very much a RISC-V core, written in SystemVerilog