GitHub repository: Ice1187/EECS207001-Logic-Design-Lab
Primary language: Verilog
Description: The team assignments and projects of LDL.