GitHub repository: Chriscodesstuff/verilog_sim
Primary language: Rust
Created: 2022-04-16T13:53:39Z
Description: Simulator for Verilog HDL. Educational Project