GitHub repository: HidetaroTanaka/HAJIME_Core
Primary language: SystemVerilog
Created: 2023-07-11T07:52:50Z
Description: Small RISC-V Processor