GitHub repository: Charmve/AccANN
Created: 2020-12-11T02:46:55Z
Description: 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*