GitHub repository: IEEE-NITK/RISC-V-SoC
Primary language: Verilog
Created: 2022-11-26T13:48:53Z
Description: SoC project