GitHub repository: Krishnachaitanya-422/Router-1x3-uvm-Verification
Primary language: SystemVerilog
Description: This project verifies the 1x3 router design with uvm based Methodology