GitHub repository: Gardner-College/intro-hdl
Primary language: Verilog
Created: 2025-06-15T18:38:14Z
Description: This laboratory course introduces students to Hardware Description Languages (HDLs), emphasizing the modeling and simulation of digital logic circuits. Students will explore Gate-Level, Dataflow, and Behavioral modeling techniques and implement combinational and sequential logic designs using modern HDL tools.