GitHub repository: Aatib-cpu/RISC-V-Architecture
Primary language: Verilog
Description: Design of a Low Power Minimal Core RISC-V Processor with Robust Pipeline stages for Error-Prone Application.