GitHub repository: BrianLChen/Posit-for-RISC-V
Primary language: SystemVerilog
Description: Posits for RISC-V (CV32E40p)