GitHub repository: Callum-Duff/SISC-Processor
Primary language: Verilog
Created: 2018-02-14T16:23:07Z
Description: The project consists of building and testing, and modifying a Simple Instruction Set Computer  (SISC) processor using Verilog HDL.