GitHub repository: ArsenioDev/CustomSiliconTest
Primary language: Verilog
Description: Quick little custom silicon test clock divider and weird stuff. New feather to the hat