GitHub repository: ChaoWao/ustcy
Primary language: SystemVerilog
Created: 2021-06-30T01:30:18Z
Description: A rv32i core cut from cv32e40p, originally ri5cY, by USTCer.