GitHub repository: Krishna010501/OctoNyte_krishna
Primary language: Verilog
Description: Simulation Engineers: Run RISC-V assembly code against standard model and our RTL