GitHub repository: Juan-VC/functional-verification-ic
Primary language: SystemVerilog
Created: 2020-10-08T02:57:21Z
Description: Functional verification of integrated circuits