GitHub repository: JoshGuzman8/alu-16bit_CS4341_Fall2019
Primary language: Verilog
Created: 2019-11-10T06:06:25Z
Description: This is the semester team project for Digital Logic. This project is a 16 bit ALU coded in iverilog