GitHub repository: HongtaiDu/RiSC-16-project
Primary language: Verilog
Description: Processor Design RiSC-16 project. Ben, Srijan, Noah, Hongtai