GitHub repository: BenBergman/AlteraDE2Labs_Verilog
Primary language: Verilog
Description: My solutions to Alteras example labs