GitHub repository: GabbedT/RV32IMF-MicroGT_01
Primary language: SystemVerilog
Description: A low power, 6 stage in order pipeline, 2 privilege level (M and U), clock cicle of 100MHz, 32 bit RISC-V softcore for FPGA. Written in SystemVerilog.