GitHub repository: JPaulMora/sample_verilog_project
Primary language: Verilog
Created: 2024-11-12T00:24:53Z
Description: Sample Git based project containing verilog files to be used by Synopsys tools