GitHub repository: Emrys-Hong/16-bit-alu
Primary language: Verilog
Created: 2018-10-30T06:50:04Z
Description: A 16 bit adder using lucid language programming on FPGA, can achieve alu functions and auto testing