GitHub repository: Ananya2003Gupta/UART
Primary language: Verilog
Created: 2023-10-19T17:04:51Z
Description: Design and Verification of Universal ASynchronous Reciever and Transmitter