GitHub repository: FIUSCIS-CDA/SE18_32
Primary language: Verilog
Created: 2020-08-05T19:21:32Z
Description: Sign extension unit, 18-bit to 32-bit