GitHub repository: Bald-Badger/riscy
Primary language: Verilog
Description: a wild risc-v core appeared