GitHub repository: Architech-Silica/Zynq-Configuration-Controller
Primary language: VHDL
Created: 2015-09-09T11:31:24Z
Description: A configuration controller solution allowing a Zynq device to configure downstream FPGAs