GitHub repository: CastellarFrank/ArchSim
Primary language: Java
Description: A tool to design and simulate hardware components defined using Verilog