GitHub repository: Idkwat55/HDL
Primary language: Verilog
Created: 2024-10-15T16:40:10Z
Description: Some HDL circuits using Verilog and VHDL