GitHub repository: Akash-Jose-Saji/Digital-circuit-design-using-verilog-hdl
Primary language: Verilog
Description: Course activites on design of circuits using verilog