GitHub repository: JLee-Sin/128-bit-CPU
Primary language: Verilog
Description: The RTL design of a single-cycle RISC 128-Bit CPU optimized for SIMD using ILP based on a custom ISA implemented in Verilog on a Xilinx Artix-7 FPGA with Vivado. Including the simulation of logic gate transistor level designs.