GitHub repository: Dazhuzhu-github/systolic-array
Primary language: Verilog
Created: 2021-12-16T13:50:04Z
Description: verilog实现TPU中的脉动阵列计算卷积的module