GitHub repository: JananiPSrinivasan/digitalDesign
Primary language: Verilog
Description: A Digital design repo which displays my understanding of circuit behaviour in Verilog, writing basic testbenches and Scripting using Tcl