GitHub repository: Aoli03/DSD-Final-Lab-Project
Primary language: VHDL
Description: Final Project Work for Digital System Design, VHDL Projects for Nexys A7-100T FPGAs using Vivado