GitHub repository: JAMIA-SoC/JAMIA-RISC-V
Primary language: Verilog
Created: 2023-08-27T08:16:40Z
Description: JAMIA-RISC-V Core is a three stage pipelined general purpose processor written in Verilog using RV32I ISA.