GitHub repository: Ashment/Systola
Primary language: SystemVerilog
Description: A WIP SystemVerilog loosely-coupled systolic array architecture neural network inference accelerator