GitHub repository: Hamzaweb49/sequentialmultiplier
Primary language: SystemVerilog
Created: 2023-12-28T14:10:38Z
Description: 16x16 Sequential Multiplier in System Verilog