GitHub repository: Arvind-Srinivasan/Verilog-Projects
Primary language: Makefile
Description: A variety of projects using FOSS Verilog tools for the Alchitry CU