GitHub repository: KaushikThumar/Shift-Register
Primary language: Verilog
Created: 2021-10-18T15:07:37Z
Description: This project is implimented in verilog. in this project the 4 shift register 1) Serial In Serial Out (SISO)