GitHub repository: JeonChangMin/watch-1
Primary language: Verilog
Description: Logic design final project