GitHub repository: Henry-Zhuo/verilog-projects
Primary language: Verilog
Created: 2024-03-17T03:16:24Z
Description: A collection of small projects made using Verilog