GitHub repository: Ammarkhan561/RISCV-32I-3-Stage-Pipelined-Processor
Primary language: SystemVerilog
Description: This repo contains the three stage pipelined processor of RV32I