GitHub repository: AkashVLSI-web/4bit-ripple-carry-adder
Primary language: Verilog
Created: 2025-06-21T16:26:22Z
Description: Verilog implementation of a 4-bit Ripple Carry Adder in three modeling styles: Behavioral, Dataflow, and Structural. Includes testbenches for simulation and comparison.