GitHub repository: Eyezuhc/Finite-State-Machine-
Primary language: Verilog
Created: 2025-01-16T10:35:57Z
Description: Finite State Machine Verilog code using Quartus and implemented on FPGA. Learning Sequential circuit using Hardware Descriptive Language