GitHub repository: BlackSeaArmadillos/GoldenModel
Primary language: Verilog
Created: 2022-07-17T08:17:11Z
Description: This is a simple implementation of a Hardvard Architecture processor