GitHub repository: 123Dibya/BCD_to_7-Segment
Primary language: SystemVerilog
Created: 2024-11-03T12:53:00Z
Description: A BCD to 7-Segment Decoder is a combinational circuit that takes a Binary Coded Decimal (BCD) input (0 to 9 in binary) and converts it to the corresponding 7-segment display output.