GitHub repository: DharahasGoud/StanfordResearchVLSI
Primary language: SystemVerilog
Description: Open Source PHY v2