GitHub repository: FIUSCIS-CDA/Flopenr_32
Primary language: Verilog
Created: 2020-08-05T19:07:57Z
Description: 32-bit enabled register, implemented using flip-flops