GitHub repository: ISURCL/A-Scalable-Unsegmented-Multi-port-Memory-for-FPGA-based-Systems
Primary language: Verilog
Description: A library of on-chip multi-port memory cores designed for FPGAs