GitHub repository: Gualix/proyecto_digitales_II
Primary language: Verilog
Created: 2021-05-23T17:26:06Z
Description: This is the repository for the digital 2 course project: "Design of the PHY layer of the PCIe interface".