GitHub repository: BoldWinds/RiscV-CPU
Primary language: Verilog
Description: This repo is for little term, the goal is to develop a risc-v based cpu with pipeline struct