GitHub repository: 7enTropy7/Artix_7
Primary language: Verilog
Created: 2020-01-15T07:04:22Z
Description: My experiments with Nexys4 DDR Artix-7 FPGA Board