GitHub repository: AhmedHamed3699/ALU-RTL
Primary language: Verilog
Created: 2024-12-15T20:52:42Z
Description: This is an ALU RTL design that focuses on designing, testing, and synthesizing various circuits, aiming for understanding and analyzing their characteristics.