GitHub repository: AleksandarKostovic/Riscy-SoC
Primary language: Verilog
Created: 2018-04-16T19:49:01Z
Description: Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog