GitHub repository: Harsh346/Verilog_Projects
Primary language: Tcl
Created: 2025-01-19T11:47:20Z
Description: This repo contains the various projects that I have made till date and I will keep adding new projects as I create new ones.