GitHub repository: DA1729/custom-riscv-core
Primary language: SystemVerilog
Description: Custom made RISC-V core