GitHub repository: KietLe11/KLP32-RISCV
Primary language: Verilog
Description: This project implements a simple RISC-V processor for FPGAs. It supports the RV32I base instruction set and is designed for educational and experimental purposes.