GitHub repository: AussieChipCollective/Designs
Primary language: Verilog
Created: 2024-10-29T23:30:43Z
Description: A repository that contains designs of circuits that awaiting tape out