GitHub repository: FIUSCIS-CDA/MUX4
Primary language: Verilog
Created: 2020-08-05T19:18:44Z
Description: 4-input multiplexor, with 1-bit inputs