GitHub repository: Eskilrl/TFE4152-8x8-bit-memory-IC
Primary language: SystemVerilog
Created: 2024-10-03T08:50:20Z
Description: Course project to implement a 8x8 bit memory module. Including designing 1 bit latches with custom transistor spesifications, making the module in system verilog and writing test benches.