GitHub repository: Adam0Brien/Embedded-Systems-Arch-Assignment1
Primary language: C
Created: 2023-09-21T15:38:17Z
Description: The purpose of this assignment is to create a simple arithmetic logic unit using VHDL and to simulate it to examine its operation using ISE