GitHub repository: JHall01/RISC-V-Processor
Primary language: Verilog
Description: A single cycle processor implemented in Verilog. Final Project for ENG EC413 - Computer Organization (Fall 2019). Collaboration between Joshua Bone and Jonathan Hall