GitHub repository: Justin-Jewei-Lin/Single-cycle-ARM
Primary language: Verilog
Description: A single cycle ARM CPU written in verilog.