GitHub repository: AaronTYin/0-HDL-OTM
Primary language: Verilog
Description: 原码二位乘法器的FPGA实现