GitHub repository: AngeloJacobo/RISC-V
Primary language: Assembly
Created: 2022-03-04T15:10:44Z
Description: Design implementation of the RV32I Core in Verilog HDL with Zicsr extension