GitHub repository: AayushJha2004/edge_runners
Primary language: SystemVerilog
Created: 2025-03-11T14:02:29Z
Description: Canny Edge Detector Howard University TSMC 180 nm process ASIC Tapeout