GitHub repository: EfesX/ibex
Primary language: SystemVerilog
Description: Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.