GitHub repository: JoeGre10/VerilogALU
Primary language: Verilog
Description: An ALU made at gate level with Verilog