GitHub repository: CoreyChen922/sata3_host_controller
Primary language: Verilog
Description: It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.