GitHub repository: FIUSCIS-CDA/SE16_32
Primary language: Verilog
Created: 2020-08-05T19:21:00Z
Description: Sign extension unit, from 16-bit to 32-bit