GitHub repository: EmmanuelRGuesser/riscv-multicycle
Primary language: VHDL
Description: RISC-V muticycle implementation in VHDL. Core supports multiple peripherals and interruptions using a simple local interrupt controller.