GitHub repository: JackDavidson/OpenFPGACore-TritonCore
Primary language: Verilog
Description: A very simple and minimal FPGA core. This is CHISEL code for an FPGA, fully capable of implementing custom circuits.