GitHub repository: 0x00a1e9/selevy
Primary language: Verilog
Description: implementation of RISC-V core in Verilog. Currently only a subset of the RV32I is implemented. Most are under development.