GitHub repository: ASU-VDA-Lab/MIMIC
Primary language: Verilog
Created: 2025-04-21T11:10:11Z
Description: Dataset of synthetic timing cones across multiple synthetic netlists for timing analysis