GitHub repository: FIUSCIS-CDA/Flopenr
Primary language: Verilog
Created: 2020-08-05T19:07:10Z
Description: 1-bit enabled register, implemented using flip-flop