GitHub repository: 1847123212/ring_network-based-multicore-
Primary language: Verilog
Description: 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency