GitHub repository: AbdallahSalah003/SynthWave-ALU
Primary language: Verilog
Created: 2024-12-07T17:07:16Z
Description: Complete ALU RTL Design, Synthesis, Routing, and Static Timing Analysis