GitHub repository: DrCarlLuo/Mips-32-CPU
Primary language: Verilog
Created: 2017-12-27T03:21:14Z
Description: A nearly holistic CPU with MIPS architecture implementing 50+ instructions together with cache and TLB.