GitHub repository: AxterDoesCode/Learn_Bluespec_and_RISCV_Design
Primary language: Verilog
Description: Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)