GitHub repository: JJ300119/FPGA-DDSsignalgenerator
Primary language: Verilog
Created: 2020-12-10T02:44:41Z
Description: 基于黑金AX301 AN108模块的DDS信号发生器