GitHub repository: FIUSCIS-CDA/Flopr_32
Primary language: Verilog
Created: 2020-08-05T19:09:46Z
Description: 32-bit register (not enabled), implemented using flip flops