GitHub repository: Kawarjeet/Exor_gate
Primary language: Verilog
Created: 2020-04-28T04:58:29Z
Description: RTL Description for EX-OR Gate written in Verilog Verification Language. First code to get familiarized with the language. Code written using all models, i.e., Behavioral, Data Flow, Gate and Switch Level Modelling.