GitHub repository: GhostFrankWu/SUSTech_CS207_Final-Project_2020f
Primary language: Verilog
Description: Digital logic design FinalProject