GitHub repository: JDLopes/iob-soc
Primary language: Verilog
Description: RISC-V System on Chip Template Based on the picorv32 Processor