GitHub repository: AlphaAnas/RISC-V-pipelined-processor
Primary language: Verilog
Created: 2024-04-16T20:50:04Z
Description: Our Computer Architecture course project in which we have implemented single cycled RISC V processor and then pipelined it, in vivado.