GitHub repository: Adam0Brien/Embedded-Systems-ALU
Primary language: C
Description: The purpose of this assignment is to create a simple arithmetic logic unit using VHDL and to simulate it to examine its operation using ISE