GitHub repository: InsideFra/RISCV-Lite
Primary language: SystemVerilog
Created: 2023-02-17T13:28:50Z
Description: A first implementation of a RISC V Processor