Space: parhamkhoshsolat/formal-sample-agreement-rtl
title: Formal Sample Agreement for LLM-Generated RTL
sdk: static
short_description: Reference-free correctness signal for LLM-generated Verilog
Tags: static, region:us