-- Mathlib/.lake/packages/lean4/src/lean/Std/Tactic/BVDecide/Bitblast/BVExpr/Circuit/Lemmas/Operations/Udiv.lean
theorem denote_blastDivSubtractShift_r (aig : AIG α) (assign : α → Bool) (lhs rhs : BitVec w)
    (falseRef trueRef : AIG.Ref aig) (n d : AIG.RefVec aig w) (wn wr : Nat)
    (q r : AIG.RefVec aig w) (qbv rbv : BitVec w)
    (hleft : ∀ (idx : Nat) (hidx : idx < w), ⟦aig, n.get idx hidx, assign⟧ = lhs.getLsbD idx)
    (hright : ∀ (idx : Nat) (hidx : idx < w), ⟦aig, d.get idx hidx, assign⟧ = rhs.getLsbD idx)
    (hr : ∀ (idx : Nat) (hidx : idx < w), ⟦aig, r.get idx hidx, assign⟧ = rbv.getLsbD idx)
    (hfalse : ⟦aig, falseRef, assign⟧ = false)
      :
    ∀ (idx : Nat) (hidx : idx < w),
      ⟦
        (blastDivSubtractShift aig falseRef trueRef n d wn wr q r).aig,
        (blastDivSubtractShift aig falseRef trueRef n d wn wr q r).r.get idx hidx,
        assign
      ⟧
        =
      (BitVec.divSubtractShift { n := lhs, d := rhs } { wn := wn, wr := wr, q := qbv, r := rbv }).r.getLsbD idx

Proof state:
α : Type
inst✝¹ : Hashable α
inst✝ : DecidableEq α
w : Nat
aig : AIG α
assign : α → Bool
lhs rhs : BitVec w
falseRef trueRef : aig.Ref
n d : aig.RefVec w
wn wr : Nat
q r : aig.RefVec w
qbv rbv : BitVec w
hleft : ∀ (idx : Nat) (hidx : idx < w), ⟦assign, { aig := aig, ref := n.get idx hidx }⟧ = lhs.getLsbD idx
hright : ∀ (idx : Nat) (hidx : idx < w), ⟦assign, { aig := aig, ref := d.get idx hidx }⟧ = rhs.getLsbD idx
hr : ∀ (idx : Nat) (hidx : idx < w), ⟦assign, { aig := aig, ref := r.get idx hidx }⟧ = rbv.getLsbD idx
hfalse : ⟦assign, { aig := aig, ref := falseRef }⟧ = false
idx : Nat
hidx : idx < w
hdiscr : ¬rbv.shiftConcat (lhs.getLsbD (wn - 1)) < rhs
⊢ ⟦assign,
      {
        aig :=
          (RefVec.ite
              (BVPred.mkUlt
                  (blastSub
                      (blastShiftConcat
                          (blastShiftConcat (blastShiftConcat aig { lhs := r, bit := n.getD (wn - 1) falseRef }).aig
                              { lhs := q.cast ⋯, bit := { gate := falseRef.gate, hgate := ⋯ } }).aig
                          { lhs := (q.cast ⋯).cast ⋯, bit := { gate := trueRef.gate, hgate := ⋯ } }).aig
                      { lhs := ((blastShiftConcat aig { lhs := r, bit := n.getD (wn - 1) falseRef }).vec.cast ⋯).cast ⋯,
                        rhs := ((d.cast ⋯).cast ⋯).cast ⋯ }).aig
                  {
                    lhs :=
                      (((blastShiftConcat aig { lhs := r, bit := n.getD (wn - 1) falseRef }).vec.cast ⋯).cast ⋯).cast ⋯,
                    rhs := (((d.cast ⋯).cast ⋯).cast ⋯).cast ⋯ }).aig
              {
                discr :=
                  (BVPred.mkUlt
                      (blastSub
                          (blastShiftConcat
                              (blastShiftConcat (blastShiftConcat aig { lhs := r, bit := n.getD (wn - 1) falseRef }).aig
                                  { lhs := q.cast ⋯, bit := { gate := falseRef.gate, hgate := ⋯ } }).aig
                              { lhs := (q.cast ⋯).cast ⋯, bit := { gate := trueRef.gate, hgate := ⋯ } }).aig
                          {
                            lhs :=
                              ((blastShiftConcat aig { lhs := r, bit := n.getD (wn - 1) falseRef }).vec.cast ⋯).cast ⋯,
                            rhs := ((d.cast ⋯).cast ⋯).cast ⋯ }).aig
                      {
                        lhs :=
                          (((blastShiftConcat aig { lhs := r, bit := n.getD (wn - 1) falseRef }).vec.cast ⋯).cast
                                ⋯).cast
                            ⋯,
                        rhs := (((d.cast ⋯).cast ⋯).cast ⋯).cast ⋯ }).ref,
                lhs :=
                  (((blastShiftConcat (blastShiftConcat aig { lhs := r, bit := n.getD (wn - 1) falseRef }).aig
                                  { lhs := q.cast ⋯, bit := { gate := falseRef.gate, hgate := ⋯ } }).vec.cast
                            ⋯).cast
                        ⋯).cast
                    ⋯,
                rhs :=
                  ((blastShiftConcat
                              (blastShiftConcat (blastShiftConcat aig { lhs := r, bit := n.getD (wn - 1) falseRef }).aig
                                  { lhs := q.cast ⋯, bit := { gate := falseRef.gate, hgate := ⋯ } }).aig
                              { lhs := (q.cast ⋯).cast ⋯, bit := { gate := trueRef.gate, hgate := ⋯ } }).vec.cast
                        ⋯).cast
                    ⋯ }).aig,
        ref :=
          {
            gate :=
              ((blastSub
                        (blastShiftConcat
                            (blastShiftConcat (blastShiftConcat aig { lhs := r, bit := n.getD (wn - 1) falseRef }).aig
                                { lhs := q.cast ⋯, bit := { gate := falseRef.gate, hgate := ⋯ } }).aig
                            { lhs := (q.cast ⋯).cast ⋯, bit := { gate := trueRef.gate, hgate := ⋯ } }).aig
                        {
                          lhs :=
                            ((blastShiftConcat aig { lhs := r, bit := n.getD (wn - 1) falseRef }).vec.cast ⋯).cast ⋯,
                          rhs := ((d.cast ⋯).cast ⋯).cast ⋯ }).vec.get
                  idx hidx).gate,
            hgate := ⋯ } }⟧ =
    (rbv.shiftConcat (lhs.getLsbD (wn - 1)) - rhs).getLsbD idx

Tactic:
rw [AIG.LawfulVecOperator.denote_mem_prefix (f := AIG.RefVec.ite)]

Result:
α : Type
inst✝¹ : Hashable α
inst✝ : DecidableEq α
w : Nat
aig : AIG α
assign : α → Bool
lhs rhs : BitVec w
falseRef trueRef : aig.Ref
n d : aig.RefVec w
wn wr : Nat
q r : aig.RefVec w
qbv rbv : BitVec w
hleft : ∀ (idx : Nat) (hidx : idx < w), ⟦assign, { aig := aig, ref := n.get idx hidx }⟧ = lhs.getLsbD idx
hright : ∀ (idx : Nat) (hidx : idx < w), ⟦assign, { aig := aig, ref := d.get idx hidx }⟧ = rhs.getLsbD idx
hr : ∀ (idx : Nat) (hidx : idx < w), ⟦assign, { aig := aig, ref := r.get idx hidx }⟧ = rbv.getLsbD idx
hfalse : ⟦assign, { aig := aig, ref := falseRef }⟧ = false
idx : Nat
hidx : idx < w
hdiscr : ¬rbv.shiftConcat (lhs.getLsbD (wn - 1)) < rhs
⊢ ⟦assign,
      {
        aig :=
          (BVPred.mkUlt
              (blastSub
                  (blastShiftConcat
                      (blastShiftConcat (blastShiftConcat aig { lhs := r, bit := n.getD (wn - 1) falseRef }).aig
                          { lhs := q.cast ⋯, bit := { gate := falseRef.gate, hgate := ⋯ } }).aig
                      { lhs := (q.cast ⋯).cast ⋯, bit := { gate := trueRef.gate, hgate := ⋯ } }).aig
                  { lhs := ((blastShiftConcat aig { lhs := r, bit := n.getD (wn - 1) falseRef }).vec.cast ⋯).cast ⋯,
                    rhs := ((d.cast ⋯).cast ⋯).cast ⋯ }).aig
              {
                lhs :=
                  (((blastShiftConcat aig { lhs := r, bit := n.getD (wn - 1) falseRef }).vec.cast ⋯).cast ⋯).cast ⋯,
                rhs := (((d.cast ⋯).cast ⋯).cast ⋯).cast ⋯ }).aig,
        ref :=
          {
            gate :=
              ((blastSub
                        (blastShiftConcat
                            (blastShiftConcat (blastShiftConcat aig { lhs := r, bit := n.getD (wn - 1) falseRef }).aig
                                { lhs := q.cast ⋯, bit := { gate := falseRef.gate, hgate := ⋯ } }).aig
                            { lhs := (q.cast ⋯).cast ⋯, bit := { gate := trueRef.gate, hgate := ⋯ } }).aig
                        {
                          lhs :=
                            ((blastShiftConcat aig { lhs := r, bit := n.getD (wn - 1) falseRef }).vec.cast ⋯).cast ⋯,
                          rhs := ((d.cast ⋯).cast ⋯).cast ⋯ }).vec.get
                  idx hidx).gate,
            hgate := ?m.37302 } }⟧ =
    (rbv.shiftConcat (lhs.getLsbD (wn - 1)) - rhs).getLsbD idx

α : Type
inst✝¹ : Hashable α
inst✝ : DecidableEq α
w : Nat
aig : AIG α
assign : α → Bool
lhs rhs : BitVec w
falseRef trueRef : aig.Ref
n d : aig.RefVec w
wn wr : Nat
q r : aig.RefVec w
qbv rbv : BitVec w
hleft : ∀ (idx : Nat) (hidx : idx < w), ⟦assign, { aig := aig, ref := n.get idx hidx }⟧ = lhs.getLsbD idx
hright : ∀ (idx : Nat) (hidx : idx < w), ⟦assign, { aig := aig, ref := d.get idx hidx }⟧ = rhs.getLsbD idx
hr : ∀ (idx : Nat) (hidx : idx < w), ⟦assign, { aig := aig, ref := r.get idx hidx }⟧ = rbv.getLsbD idx
hfalse : ⟦assign, { aig := aig, ref := falseRef }⟧ = false
idx : Nat
hidx : idx < w
hdiscr : ¬rbv.shiftConcat (lhs.getLsbD (wn - 1)) < rhs
⊢ ((blastSub
              (blastShiftConcat
                  (blastShiftConcat (blastShiftConcat aig { lhs := r, bit := n.getD (wn - 1) falseRef }).aig
                      { lhs := q.cast ⋯, bit := { gate := falseRef.gate, hgate := ⋯ } }).aig
                  { lhs := (q.cast ⋯).cast ⋯, bit := { gate := trueRef.gate, hgate := ⋯ } }).aig
              { lhs := ((blastShiftConcat aig { lhs := r, bit := n.getD (wn - 1) falseRef }).vec.cast ⋯).cast ⋯,
                rhs := ((d.cast ⋯).cast ⋯).cast ⋯ }).vec.get
        idx hidx).gate <
    (BVPred.mkUlt
            (blastSub
                (blastShiftConcat
                    (blastShiftConcat (blastShiftConcat aig { lhs := r, bit := n.getD (wn - 1) falseRef }).aig
                        { lhs := q.cast ⋯, bit := { gate := falseRef.gate, hgate := ⋯ } }).aig
                    { lhs := (q.cast ⋯).cast ⋯, bit := { gate := trueRef.gate, hgate := ⋯ } }).aig
                { lhs := ((blastShiftConcat aig { lhs := r, bit := n.getD (wn - 1) falseRef }).vec.cast ⋯).cast ⋯,
                  rhs := ((d.cast ⋯).cast ⋯).cast ⋯ }).aig
            { lhs := (((blastShiftConcat aig { lhs := r, bit := n.getD (wn - 1) falseRef }).vec.cast ⋯).cast ⋯).cast ⋯,
              rhs := (((d.cast ⋯).cast ⋯).cast ⋯).cast ⋯ }).aig.decls.size