An RTL circuit diagram of a 4-bit Johnson counter using DFFs. Circuit includes asynchronous reset.(Labeled in version 2) Line negation indicated with circle.