A slight modification to the original. This is an outline of the main VHDL code that shows other code blocks that the main is going to reference.