Premise: When all the packets arrive at that destination, a computer reassembles them.

Hypothesis: not all the packets arrive at a destination.
Relation: contradiction