Premise: This indicator involves the comparison of actual and expected progress in the design, coding, and integrating of system units.

Hypothesis: Comparison of actual and expected progress in the design is excluded from this indicator.
Relation: contradiction