# Elliptic-Curve Crypto Processor for RFID Applications
## 2 Preliminaries
### PM Computation over \(Gf(2^{M})\)
(2021) [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] [PERSON]; [PERSON] AREEBA: An Area Efficient Binary Huff-Curve Architecture. _Electronics_**2021**, _10_, 1490. [CrossRef]
* [PERSON] et al. (2019) [PERSON]; [PERSON]; [PERSON]; [PERSON] Throughput/area optimised pipelined architecture for elliptic curve crypto processor. _IET Comput. Digit. Tech._**2019**, _13_, 361-368. [CrossRef]
* [PERSON] and [PERSON] (2021) [PERSON]; [PERSON] Are Standards Compliant Elliptic Curve Cryptosystems Feasible on RFID? Available online: [[http://sandeep.de/my/papers/2006_RFIDSec_TinyECC.pdf](http://sandeep.de/my/papers/2006_RFIDSec_TinyECC.pdf)]([http://sandeep.de/my/papers/2006_RFIDSec_TinyECC.pdf](http://sandeep.de/my/papers/2006_RFIDSec_TinyECC.pdf)) (accessed on 21 June 2021). * [PERSON] et al. (2009) [PERSON]; [PERSON]; [PERSON] ECC Is Ready for RFID--A Proof in Silicon. In _Selected Areas in Cryptography_; [PERSON], [PERSON], [PERSON], [PERSON]; Springer: Berlin/Heidelberg, Germany, 2009; pp. 401-413. * [PERSON] et al. (2010) [PERSON]; [PERSON]; [PERSON] [PERSON] Implementation of binary edwards curves for very-constrained devices. In Proceedings of the ASAP 2010--21 st IEEE International Conference on Application-Specific Systems, Architectures and Processors, Rennes, France, 7-9 July 2010; pp. 185-191. * [PERSON] and [PERSON] (2007) [PERSON]; [PERSON] [PERSON] ECC Processor with Low Die Size for RFID Applications. In Proceedings of the 2007 IEEE International Symposium on Circuits and Systems, New Orleans, LA, USA, 27-30 May 2007; pp. 1835-1838. * [PERSON] and [PERSON] (2013) [PERSON]; [PERSON] Low area ECC implementation on FPGA. In Proceedings of the 2013 IEEE 20 th International Conference on Electronics, Circuits, and Systems (ICECS), Abu Dhabi, United Arab Emirates, 8-11 December 2013; pp. 581-584. * [PERSON] et al. (2020) [PERSON]; [PERSON]; [PERSON] An Area Aware Accelerator for Elliptic Curve Point Multiplication. In Proceedings of the 2020 27 th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Glasgow, UK, 23-25 November 2020; pp. 1-4. * [PERSON] and Low-Cost (2018) [PERSON] Low-Cost and Fast Hardware Implementations of Point Multiplication on Binary Edwards Curves. In Proceedings of the Iranian Conference on Electrical Engineering (ICEE), Mashhad, Iran, 8-10 May 2018; pp. 17-22. * [PERSON] et al. (2015) [PERSON]; [PERSON] Throughput/Area-efficient ECC Processor Using Montgomery Point Multiplication on FPGA. _IEEE Trans. Circuits Syst. II Express Briefs_**2015**, _62_, 1078-1082. [CrossRef]
* [PERSON] et al. (2010) [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] A high performance ECC hardware implementation with instruction-level parallelism over GF(2163). _Microprocess. Microsyst._**2010**, _34_, 228-236. [CrossRef]
* [PERSON] and [PERSON] (2017) [PERSON]; [PERSON] Architectural review of polynomial bases finite field multipliers over GF(2m). In Proceedings of the 2017 International Conference on Communication, Computing and Digital Systems (C-CODE), Islamabad, Pakistan, 8-9 March 2017; pp. 331-336. * [PERSON] and [PERSON] (2013) [PERSON]; [PERSON] [PERSON] Another Look at Inversions over Binary Fields. In Proceedings of the 2013 IEEE 21 st Symposium on Computer Arithmetic, Austin, TX, USA, 7-10 April 2013; pp. 211-218. * Xilinx (2021) Xilinx. 7 Series FPGAs: Breakthrough Power and Performance, Dramatically Reduced Development Time. Available online: [[https://www.xilinx.com/publications/prod_mktg/7-Series-Product-Brief.pdf](https://www.xilinx.com/publications/prod_mktg/7-Series-Product-Brief.pdf)]([https://www.xilinx.com/publications/prod_mktg/7-Series-Product-Brief.pdf](https://www.xilinx.com/publications/prod_mktg/7-Series-Product-Brief.pdf)) (accessed on 29 May 2021).