# Low-Complexity High-Throughput QC-LDPC Decoder for 5G New Radio Wireless Communication
## 3 Combined Min-Sum Algorithm
\begin{table}
\begin{tabular}{l c c c c} \hline \hline
**Design** & **Proposed** & [37] & [38] & [36] \\ \hline Standard & 5G-NR & 802.15.3c & 802.11n & 802.16e \\ CMOS technology & 65-nm & 90-nm & 90-nm & 90-nm \\ LDPC code & irregular & regular & irregular & irregular \\ Scheduling & layered & layered & layered & layered \\ Decoding algorithm & CMS & NMS & MS & NMS \\ Submatrix size & 56 & 21 & 81 & 96 \\ Code length & 3808 & 672 & 1944 & 2304 \\ Code rate & 1/3 & 1/2 & 1/2 & 1/2 \\ Bit-width (bits) & 4 & 4 & 4 & 6 \\ Max. iterations & 10 & 5 & 10 & 10 \\ Frequency (MHz) & 750 & 157 & 555 & 950 \\ Memory (Kb) & 92.512 & 6.93 & - & 87.752 \\ Area (mm\({}^{2}\)) & 1.49 & 2.25 & 4.88 & 2.90 \\ Norm. Area (mm\({}^{2}\)) & 1.49 & 6.65 & 4.99 & 1.67 \\ Throughput (Gbps) & 3.04 & 5.28 & 4.5 & 2.20 \\ Norm. Throughput (Gbps) & 3.04 & 7.31 & 6.23 & 3.05 \\ Power (mW) & 259 & 182 & 523 & 870 \\ Energy effic. (pJ/bit) & 85.20 & 34.47 & 116.22 & 395.45 \\ Norm. Energy effic. (pJ/bit) & 85.20 & 24.90 & 83.95 & 285.25 \\ TAR (Gbps/mm\({}^{2}\)) & 2.04 & 2.35 & 0.92 & 0.76 \\ NTAR \({}^{\dagger}\) (Gbps/mm\({}^{2}\)) & 2.04 & 1.10 & 1.25 & 1.83 \\ \hline \hline \end{tabular} \({}^{\dagger}\) NTAR = Norm. Throughput/Norm. Area.

\end{table} 
Table 5: Implementation and comparison for 5G QC-LDPC decoders. that reduces the hardware required for the computation of the first two minima and a low complexity a posteriori information update unit architecture, which only requires one adder array for their operations are introduced. Finally, an area-efficient pipelined layered QC-LDPC decoder architecture for 5G NR communication systems is described in detail. Simulation results show that the proposed architecture achieves low complexity and high throughput compared to other QC-LDPC architectures available in the literature. Therefore, the proposed QC-LDPC decoder can be applied in 5G NR wireless communication standard applications. [PERSON] conceptualized the idea of this research, conducted experiments, collected data, and prepared the original version. [PERSON] reviewed, analyzed data, and updated the manuscript. [PERSON] supervised, validated, reviewed, and supported the research with funding. All authors have read and agreed to the published version of the manuscript. This research received no external funding. This work was supported by the NRF grant funded by the Korea government (MIST) (No. 2020M3H2A1076786), in part by the BK 21 Four Program funded by the Ministry of Education(MOE, Korea) and NRF, and in part by the KEIT grant funded by the MOTIE, Korea (No. 20010589). The authors declare no conflict of interest. ## References

* (1) [PERSON] Low-density Parity-check Codes. _IRE Trans. Inform. Theory_**1962**, \(8\), 21-28. [CrossRef]
* (2) [PERSON]; [PERSON] Near Shannon Limit Performance of Low-density Parity-check Codes. _Electron. Lett._**1996**, _32_, 1645-1646. [CrossRef]
* (3) [PERSON] A Mathematical Theory of Communication. _Bell Syst. Tech. J._**1948**, _27_, 379-423. [CrossRef]
* (4) [PERSON] A Recursive Approach to Low Complexity Codes. _IEEE Trans. Inf. Theory_**1981**, _27_, 533-547. [CrossRef]
* (5) [PERSON] _Iterative Receiver Design_; Cambridge University Press: Cambridge, UK, 2007. * (6) [PERSON]; [PERSON] _Channel Codes: Classical and Modern_; Cambridge University Press: Cambridge, UK, 2009. * (7) [PERSON]; [PERSON]; [PERSON]; [PERSON] VLSI Design of a High Throughput Multi-rate Decoder for Structured LDPC Codes. In Proceedings of the 8 th Euromicro Conference on Digital System Design (DSD'05), Porto, Portugal, 30 August-3 September 2005; pp. 202-209. * (8) [PERSON]; [PERSON] Structured LDPC Codes for High-density Recording: Large Girth and Low Error Floor. _IEEE Trans. Magn._**2006**, _42_, 208-213. [CrossRef]
* (9) [PERSON]; [PERSON]; [PERSON] Design of Capacity-approaching Irregular Low-density Parity-check Codes. _IEEE Trans. Inf. Theory_**2001**, _47_, 619-637.