## 3 Parallel ARIA Implementation
### Parallel ARIA Implementation on GPU
In Proceedings of the International Conference on Information Security and Cryptology, Nanjing, China, 8-9 December 2019; Springer: New York, NY, USA, 2019; pp. 84-101. * [PERSON] (1999) [PERSON]; [PERSON] AES proposal: Rijndael. _Int. J. Commun. Netw. Syst. Sci._**1999**, \(1\), 1. * [PERSON] et al. (2021) [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] Optimized Implementation of SM4 on AVR Microcontrollers, RISC-V Processors, and ARM Processors. _Cryptol. Eprint Arch._**2021**, _10_, 80225-80233. [CrossRef]
* [PERSON] et al. (2020) [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] Masked Implementation of Format Preserving Encryption on Low-End AVR Microcontrollers and High-End ARM Processors. _Mathematics_**2021**, \(9\), 1294. [CrossRef]
* [PERSON] et al. (2020) [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] Parallel implementations of ARX-based block ciphers on graphic processing units. _Mathematics_**2020**, \(8\), 1894. [CrossRef]
* [PERSON] (2021) [PERSON] Optimization of Advanced Encryption Standard on Graphics Processing Units. _IEEE Access_**2021**, \(9\), 67315-67326. [CrossRef]
* [PERSON] et al. (2022) [PERSON]; [PERSON]; [PERSON]; [PERSON] Efficient Implementation of AES-CTR and AES-ECB on GPUs with Applications for High-Speed FrodoKEM and Exhaustive Key Search. _IEEE Trans. Circuits Syst. II Express Briefs_**2022**, _69_, 2962-2966. [CrossRef]
* [PERSON] et al. (2003) [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; et al. New block cipher: ARIA. In Proceedings of the International Conference on Information Security and Cryptology, Perth, Australia, 30 November-2 December 2020; Springer: New York, NY, USA, 2003; pp. 432-445. * [PERSON] et al. (2020) [PERSON]; [PERSON]; [PERSON]; [PERSON] ACE: ARIA-CTR Encryption for Low-End Embedded Processors. _Sensors_**2020**, _20_, 3788. [CrossRef] [PubMed]
* [PERSON] et al. (2006) [PERSON]; [PERSON]; [PERSON] The smallest ARIA module with 16-bit architecture. In Proceedings of the International Conference on Information Security and Cryptology, Busan, Republic of Korea, 30 November-1 December 2006; Springer: New York, NY, USA, 2006; pp. 107-117. * [PERSON] et al. (2006) [PERSON]; [PERSON]; [PERSON]; [PERSON] Area efficient implementation of 32-bit architecture of ARIA block cipher using light weight diffusion layer. _J. Korea Inst. Inf. Secur. Cryptol._**2006**, _16_, 15-24. * [PERSON] and [PERSON] (2016) [PERSON]; [PERSON] Optimization of ARIA Block-Cipher Algorithm for Embedded Systems with 16-bits Processors. _Int. J. Internet Broadcast. Commun._**2016**, \(8\), 42-52. * [PERSON] and [PERSON] (2015) [PERSON]; [PERSON] [PERSON] A survey on cryptography using optimization algorithms in WSNs. _Indian J. Sci. Technol._**2015**, \(8\), 216. [CrossRef]
* [PERSON] et al. (2021) [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] Compact Implementation of ARIA on 16-Bit MSP430 and 32-Bit ARM Cortex-M3 Microcontrollers. _Electronics_**2021**, _10_, 908. [CrossRef]
* [PERSON] et al. (2021) [PERSON]; [PERSON]; [PERSON] Benchmarking Korean block ciphers on 32-bit RISC-V processor. _J. Korea Inst. Inf. Secur. Cryptol._**2021**, _31_, 331-340. * [PERSON] et al. (2021) [PERSON]; [PERSON]; [PERSON]; [PERSON]. Efficient ARIA cryptographic extension to a RISC-V processor. _J. Korea Inst. Inf. Secur. Cryptol._**2021**, _31_, 309-322. * ARMv8-A Instruction Set Architecture (2019) ARMv8-A Instruction Set Architecture. Available online: [[https://documentation-service.arm.com/static/613a2c38674a052](https://documentation-service.arm.com/static/613a2c38674a052) ae36c307]([https://documentation-service.arm.com/static/613a2c38674a052](https://documentation-service.arm.com/static/613a2c38674a052) ae36c307) (accessed on 26 June 2019). * [PERSON] et al. (2008) [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] GPU Computing. _Proc. IEEE_**2008**, 96, 879-899. [CrossRef]
* [PERSON] et al. (2022) [PERSON] [PERSON]; [PERSON]; [PERSON]; [PERSON] GPU accelerated 3 DES encryption.