# Exploring a New Adaptive Routing Based on the Dijkstra Algorithm in Optical Networks-on-Chip
## 3 Adaptive Power Control of ONoCs Based on the Dijkstra Algorithm
### Network Architecture
[CrossRef]
* (15) [PERSON]; [PERSON]; [PERSON]; [PERSON] Performance Analysis of Wideband Time Division Multiplexing for Low Power Broadcasting Transmission. In Proceedings of the 2019 25 th Asia-Pacific Conference on Communications (APCC), Ho Chi Minh City, Vietnam, 6-8 November 2019. * (16) [PERSON]; [PERSON]; [PERSON]; [PERSON] Power Allocation Method for TDM-Based Optical Network on Chip. _IEEE Photonics Technol. Lett._**2013**, _25_, 973-976. [CrossRef]
* (17) [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] An Inter/Intra-Chip Optical Network for Manycore Processors. _IEEE Trans. Very Large Scale Integr. Syst._**2015**, _23_, 678-691. * (18) [PERSON]; [PERSON]; [PERSON] Run-time laser power management in photonic NoCs with on-chip semiconductor optical amplifiers. In Proceedings of the 2016 Tenth IEEE/ACM International Symposium on Networks-on-Chip (NOCS), Nara, Japan, 31 August-2 September 2016; pp. 1-4. * (19) [PERSON]; [PERSON] [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] The effects of an Adaptive and Distributed Transmission Power Control on the performance of energy harvesting sensor networks. _Comput. Netw._**2018**, _137_, 69-82. [CrossRef]
* (20) [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] Crosstalk Noise Reduction through Adaptive Power Control in Inter/Intra-Chip Optical Networks. _IEEE Trans. Very Large Scale Integr. Syst._**2018**, _38_, 43-56. [CrossRef]
* (21) [PERSON]; [PERSON]; [PERSON], [PERSON]; [PERSON]; [PERSON] A 3D multilayer optical network on chip based on mesh topology. _Photonic Netw. Commun._**2016**, _32_, 293-299. [CrossRef]
* (22) [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] Compact and low crosstalk waveguide crossing using impedance matched metamaterial. _Appl. Phys. Lett._**2010**, _96_, 111114-11116. [CrossRef]
* (23) [PERSON]; [PERSON]; [PERSON]; [PERSON] Physical-layer modeling and system-level design of chip-scale photonic interconnection networks. _IEEE Trans. Comput. Aided Des. Integr. Circuits Syst._**2011**, _30_, 1507-1520. [CrossRef]
* (24) [PERSON]; [PERSON], [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] Five-port optical router for photonic networks-on-chip. _Opt. Express._**2011**, _19_, 20258-20268. [CrossRef]
* (25) [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] Systematic analysis of crosstalk noise in folded-torus-based optical networks-on-chip. _IEEE Trans. Comput. Aided Des. Integr. Circuits Syst._**2014**, _33_, 437-450. [CrossRef]
* (26) [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] System-Level Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip. _IEEE Trans. Very Large Scale Integr. Syst._**2013**, _21_, 292-305. [CrossRef]
* (27) [PERSON]; [PERSON]; [PERSON]; [PERSON] A 1550 nm, 10 Gbps monolithic optical receiver in 130 nm CMOS with integrated Ge waveguide photodetector. In Proceedings of the 2007 4 th IEEE International Conference on Group IV Photonics, Tokyo, Japan, 19-21 September 2007; pp. 1-3. * (28) [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] Aurora: A Cross-Layer solution for thermally resilient photonic network-on-chip. _IEEE Trans. Very Large Scale Integr. Syst._**2014**, _23_, 170-183. * (29) [PERSON] Photonic Chip-Scale Interconnection Networks for Performance-Energy Optimized Computing. In Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, Grenoble, France, 3-6 May 2010. * (30) [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] UNION: A Unified Inter/Intrachip Optical Network for Chip Multiprocessors. _IEEE Trans. Very Large Scale Integr. Syst._**2014**, _22_, 1082-1095.