## 2 Background
### Schoolbook Strategy
(2023) [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] A Flexible Architecture for Cryptographic Applications: ECC and PRESENT. _Comput. Mater. Contin_**2023**, _76_, 1009-1025. [CrossRef]
* [PERSON] and [PERSON] (2017) [PERSON]; [PERSON] Architectural review of polynomial bases finite field multipliers over GF(2m). In Proceedings of the International Conference on Communication, Computing and Digital Systems (C-CODE), Islamabad, Pakistan, 8-9 March 2017; pp. 331-336. [CrossRef]
* [PERSON] et al. (2020) [PERSON]; [PERSON]; [PERSON] An Experimental Study of Building Blocks of Lattice-Based NIST Post-Quantum Cryptographic Algorithms. _Electronics_**2020**, \(9\), 1953. [CrossRef]
* [PERSON] et al. (2022) [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] An Optimized Hardware Implementation of a Non-Adjacent Form Algorithm Using Radix-4 Multiplier for Binary Edwards Curves. _Appl. Sci._**2023**, _14_, 54. [CrossRef]
* [PERSON] et al. (2023) [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] Throughput/Area-Efficient Accelerator of Elliptic Curve Point Multiplication over GF (2233) on FPGA. _Electronics_**2023**, _12_, 3611. [CrossRef]
* [PERSON] et al. (2021) [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] Elliptic-curve crypto processor for rfid applications. _Appl. Sci._**2021**, _11_, 7079. [CrossRef]
* [PERSON] et al. (2020) [PERSON]; [PERSON]; [PERSON] TTech-LIB: Center for Hardware Security. 2020. Available online: [[https://github.com/Centre-for-Hardware-Security/TTech-LIB](https://github.com/Centre-for-Hardware-Security/TTech-LIB)]([https://github.com/Centre-for-Hardware-Security/TTech-LIB](https://github.com/Centre-for-Hardware-Security/TTech-LIB)) (accessed on 11 March 2024). * [PERSON] and [PERSON] (2015) [PERSON]; [PERSON] High-Throughput Modular Multiplication and Exponentiation Algorithms Using Multibit-Scan-Multibit-Shift Technique. _IEEE Trans. Very Large Scale Integr. (VLSI) Syst._**2015**, _23_, 1710-1719. [CrossRef]
* [PERSON] et al. (2010) [PERSON]; [PERSON]; [PERSON] [PERSON]; [PERSON] [PERSON]; [PERSON] Coupled FPGA/ASIC Implementation of Elliptic Curve Crypto-Processer. _Int. J. Netw. Secur. Sci. Phys. Appl._**2010**, \(2\), 100-112. [CrossRef]
* [PERSON] et al. (2018) [PERSON]; [PERSON]; [PERSON] Power Efficient Approximate Booth Multiplier. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Florence, Italy, 27-30 May 2018; pp. 1-4. [CrossRef]
* [PERSON] et al. (2019) [PERSON]; [PERSON]; [PERSON] Low-Cost and High-Performance 8 \(\times\) 8 Booth Multiplier. _Circuits Syst. Signal Process._**2019**, _38_, 4357-4368. [CrossRef]
* [PERSON] and [PERSON] (2016) [PERSON]; [PERSON] Hardware Implementation of Configurable Booth Multiplier on FPGA. In Proceedings of the International Conference on Communication, Computing and Digital Systems (C-CODE), Pune, India, 21 February 2016; pp. 60-63. * [PERSON] et al. (2023) [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] Booth Encoded Bit-Serial Multiply-Accumulate Units with Improved Area and Energy Efficiencies. _Electronics_**2023**, _12_, 2177. [CrossRef]
* [PERSON] et al. (2020) [PERSON]; [PERSON]; [PERSON] VLSI Implementation of Reed Solomon Codes. In Proceedings of the 4 th International Conference on Computing Methodologies and Communication (ICCMC), Erode, India, 11-13 March 2020; pp. 280-284. [CrossRef]
* [PERSON] and [PERSON] (2020) [PERSON]; [PERSON] Fast Encoding and Decoding Algorithms for Arbitrary \((n,k)\) Reed-Solomon Codes Over \(\mathbb{F}_{2^{n}}\). _IEEE Commun. Lett._**2020**, _24_, 716-719. [CrossRef]
* [PERSON] (1971) [PERSON] On decoding of Reed-Solomon codes. _IEEE Trans. Inf. Theory_**1971**, _17_, 707-712. [CrossRef]
* [PERSON] et al. (2024) [PERSON]; [PERSON] [PERSON]; [PERSON] [PERSON]; [PERSON] [PERSON]; [PERSON] [PERSON]; [PERSON] [PERSON]; [PERSON]; [PERSON] [PERSON]; [PERSON] [PERSON] CRYSTALS-Dilithium. Selected for NIST PQC Standardization. 2023.