# Study on Single-Event Transient Hardness of Semi-Enclosed Gate NMOS
## 5 Conclusions
* [19] [PERSON]; [PERSON] [PERSON] Aspect ratio of radiation-hardened MOS transistors Modelling of the equivalent channel dimensions of integrated MOS transistors in radiation-hardened enclosed layout. _Elektrotechnik Informationstechnik_**2018**, _135_, 61-68. [CrossRef]
* [20] [PERSON]; [PERSON] Total Dose Effects on Circuit Speed Measurements. _IEEE Trans. Nucl. Sci._**1983**, _30_, 4264-4269. [CrossRef]
* [21] [PERSON]; [PERSON] [PERSON]; [PERSON] Pseudosymmetric Enclosed Layout Transistors for Radiation Hardened Analog Applications. _IEEE Trans. Aerosp. Electron. Syst._**2023**, _59_, 2072-2076. [CrossRef]
* [22] [PERSON]; [PERSON] [PERSON]; [PERSON] Behavioral and Variability Analysis of Enclosed Layout Transistors for Radiation Hardened Analog Circuits. In Proceedings of the 2024 IEEE 25 th Latin American Test Symposium (LATS), Maceio, Brazil, 9-12 April 2024; pp. 1-6. [CrossRef]
* [23] [PERSON] Analysis of single-event transients in analog circuits. _IEEE Trans. Nucl. Sci._**2000**, _47_, 2616-2623. [CrossRef]
* [24] [PERSON] Development of a test methodology for single-event transients (SETs) in linear devices. _IEEE Trans. Nucl. Sci._**2001**, _48_, 2180-2186. [CrossRef]
* [25] [PERSON] Studies of single-event transient current induced in GaAs and Si diodes by energetic heavy ions. _Radiat. Phys. Chem._**2001**, _60_, 269-272. [CrossRef]
* [26] [PERSON] Effect of amplifier parameters on single-event transients in an inverting operational amplifier. _IEEE Trans. Nucl. Sci._**2002**, _49_, 1496-1501. [CrossRef]
* [27] [PERSON] Single event transient effects in a voltage reference. _Microelectron. Reliab._**2004**, _45_, 355-359. [CrossRef]
* [28] [PERSON]; [PERSON] Single-Event Transients in Bipolar Linear Integrated Circuits. _IEEE Trans. Nucl. Sci._**2006**, _53_, 3079-3102. * [29] [PERSON]; [PERSON] Heavy ion and proton induced single event transients in comparators. _IEEE Trans. Nucl. Sci._**1996**, _43_, 2960-2967. * [30] [PERSON] [PERSON]; [PERSON]; [PERSON] [PERSON] A TCAD Environment for Process and Process and Device Engineering. ICVC: International Conference on VLSI and CAD 2. 1991. Available online: [[https://www.iue.tuwien.ac.at/pdf/ib_1991/CP1991_[PERSON]_1.pdf](https://www.iue.tuwien.ac.at/pdf/ib_1991/CP1991_[PERSON]_1.pdf)]([https://www.iue.tuwien.ac.at/pdf/ib_1991/CP1991_[PERSON]_1.pdf](https://www.iue.tuwien.ac.at/pdf/ib_1991/CP1991_[PERSON]_1.pdf)) (accessed on 2 April 2025). * [31] [PERSON] TCAD: CHALLENGED TO VIRTUAL PROCESS. _ICVC Int. Conf. VLSI CAD_**1995**, \(4\), 197-202. * [32] [PERSON] Total TCAD strategy for DFM in IC technology development. _IEE Proc. Sci. Meas. Technol._**1997**, _144_, 63-68. * [PERSON] (2000) [PERSON] Accuracy counts in modeling TCAD's future. _IEEE Potentials_**2000**, _19_, 19-22. * [PERSON] (2022) [PERSON] _CMOS Integrated Circuit EDA Technology_, 2 nd ed. ; China Machine Press: Beijing, China, 2022; p. 469. * (35) 55 nm Logic Low Leakage 1.2 V/1.8 V/2.5 V and Ultra Low Power 0.9 V/1.8 V/2.5 V RF Calibre LVS Release Note 2016. **Disclaimer/Publisher's Note:** The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.