## 4 Conclusions
* [PERSON] and [PERSON] (2002) [PERSON]; [PERSON] Complete, contactless I/O testing reaching the boundary in minimizing digital IC testing cost. In Proceedings of the International Test Conference, Baltimore, MD, USA, 7-10 October 2002; IEEE: Piscataway, NJ, USA, 2002; pp. 446-455. * [PERSON] and [PERSON] (1989) [PERSON]; [PERSON] Circular self-test path: A low-cost BIST technique for VLSI circuits. _IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst._**1989**, \(8\), 46-55. [CrossRef]
* [PERSON] et al. (2017) [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] Automatic defect classification for semiconductor manufacturing. _Mach. Vis. Appl._**1997**, \(9\), 201-214. [CrossRef]
* [PERSON] et al. (2010) [PERSON]; [PERSON]; [PERSON]; [PERSON] Study on path-optimization by grade for sorting dies. In Proceedings of the 2010 IEEE International Conference on Mechatronics and Automation, Xi'an, China, 4-7 August 2010; IEEE: Piscataway, NJ, USA, 2010; pp. 876-880. * [PERSON] et al. (2020) [PERSON]; [PERSON]; [PERSON]; [PERSON] Inline Part Average Testing (I-PAT) for automotive die reliability. In _Metrology, Inspection, and Process Control for Microlithography XXXIV_; SPIE: Paris, France, 2020; Volume 11325, pp. 50-59. * [PERSON] et al. (2024) [PERSON] [PERSON]; [PERSON] [PERSON]; [PERSON]; [PERSON]; [PERSON] [PERSON]; [PERSON]; [PERSON] [PERSON]; [PERSON] Reliability Study of Metal-Oxide Semiconductors in Integrated Circuits. _Micromachines_**2024**, _15_, 561. [CrossRef] [PubMed]
* [PERSON] et al. (2018) [PERSON]; [PERSON]; [PERSON]; [PERSON] [PERSON] Ultra-thin chips for high-performance flexible electronics. _NPJ Flex. Electron._**2018**, \(2\), 8. [CrossRef]
* [PERSON] and [PERSON] (2017) [PERSON]; [PERSON] Three-dimensional integrated circuit (3D IC) key technology: Through-silicon via (TSV). _Nanoscale Res. Lett._**2017**, _12_, 56. [CrossRef] [PubMed]
* [PERSON] and [PERSON] (2023) [PERSON]; [PERSON] [PERSON] A Comprehensive Review of Machine Learning Applications in VLSI Testing: Unveiling the Future of Semiconductor Manufacturing. In Proceedings of the 2023 7 th International Conference on Electronics, Materials Engineering & Nano-Technology (IEMENTech), Kolkata, India, 18-20 December 2023; IEEE: Piscataway, NJ, USA, 2023; pp. 1-5. * [PERSON] and [PERSON] (2019) [PERSON]; [PERSON]; [PERSON] A cost-effective, compact, automatic testing system for dynamic characterization of power semiconductor devices. In Proceedings of the 2019 IEEE Energy Conversion Congress and Exposition (ECCE), Baltimore, MD, USA, 29 September-3 October 2019; IEEE: Piscataway, NJ, USA, 2019; pp. 2026-2032. * [PERSON] et al. (2021) [PERSON]; [PERSON]; [PERSON]; [PERSON] [PERSON]; [PERSON] [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; et al. The emergence of inline screening for high volume manufacturing. In _Metrology, Inspection, and Process Control for Semiconductor Manufacturing XXXV_; SPIE: Paris, France, 2021; Volume 11611, p. 1161107. * [PERSON] et al. (2023) [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] Digital Semiconductor Testing Methodologies. In Proceedings of the 2023 4 th International Conference on Electronics and Sustainable Communication Systems (ICESC), Coimbatore, India, 6-8 July 2023; IEEE: Piscataway, NJ, USA, 2023; pp. 316-321. * [PERSON] et al. (2005) [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] Flash Memory Die Sort by a Sample Classification Method. In Proceedings of the 14 th Asian Test Symposium (ATS'05), Calcutta, India, 18-21 December; IEEE: Piscataway, NJ, USA, 2005; pp. 182-187. * [PERSON] et al. (2018) [PERSON]; [PERSON]; [PERSON] An efficient image-elm-based chip classification algorithm. In Proceedings of the 2018 VII International Conference on Network, Communication and Computing, Taipei, Taiwan, 14-16 December 2018; pp. 283-287. * [PERSON] et al. (2010) [PERSON]; [PERSON]; [PERSON]; [PERSON] Wafer sort bitmap data analysis using the PCA-based approach for yield analysis and optimization. _IEEE Trans. Semicond. Manuf._**2010**, _23_, 493-502.