# Tunneling Current Variations in Small-Sized Devices Based on a Compact Threshold Voltage Model
## 5 Conclusions
Sin._ **2011, 60, 098501. Figure 15: The variation in threshold voltage with channel width. [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] The Effect of \(\gamma\)-ray Total Dose Irradiation on the Gate Tunneling Current of Uniaxial Strain Si Nanoscale n-type Metal Oxide Semiconductor Field Effect Transistor. _Acta Phys. Sin._**2017**, _66_, 402-410. * [PERSON] _et al._ (2006) [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] Implicit Analytical Surface/Interface Potential Solutions for Modeling Strained-Si MOSFETs. _IEEE Trans. Electron Devices_**2006**, _53_, 3110-3117. [CrossRef]
* [PERSON] _et al._ (2016) [PERSON]; [PERSON]; [PERSON]; [PERSON] Trap assisted tunneling and its effect on subthreshold swing of tunnel field effect transistors. _IEEE Trans. Electron Devices_**2016**, _63_, 4380-4387. [CrossRef]
* [PERSON] _et al._ (2001) [PERSON]; [PERSON]; [PERSON] Estimating Lateral Straggling of Impurity Profiles of Ions Implanted Into Crystalline Silicon. _IEEE Trans. Electron Devices_**2001**, _48_, 2803-2807. [CrossRef]
* [PERSON] _et al._ (2018) [PERSON]; [PERSON]; [PERSON] Two-dimensional models for quantum effects on short channel electrostatics of lightly doped symmetric double-gate MOSFETs. _IET Circuits Dev. Syst._**2018**, _12_, 341-346. [CrossRef]
* [PERSON] (2007) [PERSON] _MOSFET Modeling for VLSI Simulation_, 1 st ed. ; Springer: New York, NY, USA, 2007; pp. 12-68. * [PERSON] _et al._ (2002) [PERSON]; [PERSON]; [PERSON] _SiGe Microelectronics Technology_, 1 st ed. ; National Defense Industry Press: Beijing, China, 2007; p. 8. * [PERSON] _et al._ (2022) [PERSON]; [PERSON]; [PERSON]; [PERSON] Valence band structure of biaxial strained Germanium for hole transport calculation. _Mol. Phys._**2022**, _120_, e2074561. [CrossRef]
* [PERSON] _et al._ (2011) [PERSON]; [PERSON] _Operation and Modeling of the MOS Transistor_, 3 rd ed. ; Oxford University Press: New York, NY, USA, 2011; pp. 600-638. * [PERSON] _et al._ (1990) [PERSON]; [PERSON]; [PERSON] Substrate bias effects on drain-induced barrier lowering in short channel PMOS devices at 77 K. _IEEE Trans. Electron Devices_**1990**, _37_, 1707-1713. [CrossRef]
* [PERSON] and [PERSON] (2008) [PERSON]; [PERSON] An Analytical Gate Tunneling Current Model for MOSFETs Having Ultrathin Gate Oxides. _IEEE Trans. Electron Devices_**2008**, _55_, 1682-1692. [CrossRef]
* [PERSON] _et al._ (2003) [PERSON]; [PERSON]; [PERSON] Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling. In Proceedings of the DAC2003, Anaheim, CA, USA, 9 July 2003. * [PERSON] _et al._ (2017) [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] Gate Tunneling Current Model of Scaled Strained Si n -MOSFET with Drain Induced Barrier Lowering Effects. _J. Nanoelectron. Optoelectron._**2017**, _12_, 724-730. [CrossRef]  
**Disclaimer/Publisher's Note:** The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.