# Benchmarking GPU Tensor Cores on General Matrix Multiplication Kernels through CUTLASS
## 2 Materials and Methods
### GPU Architecture and Programming Model
* rocWMMA (2023) rocWMMA. 2023. Available online: [[https://github.com/ROCmSoftwarePlatform/rocWMMA](https://github.com/ROCmSoftwarePlatform/rocWMMA)]([https://github.com/ROCmSoftwarePlatform/rocWMMA](https://github.com/ROCmSoftwarePlatform/rocWMMA)) (accessed on 15 November 2023). * NVIDIA Ampere Architecture (2020) NVIDIA Ampere Architecture. 2020. Available online: [[https://images.nvidia.cn/aem-dam/en-zz/Solutions/data-center/nvidia-ampere-architecture-whitepaper.pdf](https://images.nvidia.cn/aem-dam/en-zz/Solutions/data-center/nvidia-ampere-architecture-whitepaper.pdf)]([https://images.nvidia.cn/aem-dam/en-zz/Solutions/data-center/nvidia-ampere-architecture-whitepaper.pdf](https://images.nvidia.cn/aem-dam/en-zz/Solutions/data-center/nvidia-ampere-architecture-whitepaper.pdf)) (accessed on 15 November 2023). * Matrix Multiplication Background User's Guide (2023) Matrix Multiplication Background User's Guide. Available online: [[https://docs.nvidia.com/deeplearning/performance/dl-performance-matrix-multiplication/index.html](https://docs.nvidia.com/deeplearning/performance/dl-performance-matrix-multiplication/index.html)]([https://docs.nvidia.com/deeplearning/performance/dl-performance-matrix-multiplication/index.html](https://docs.nvidia.com/deeplearning/performance/dl-performance-matrix-multiplication/index.html)) (accessed on 15 November 2023). * Discussion #787. Available online: [[https://github.com/NVIDIA/cutlass/discussions/787](https://github.com/NVIDIA/cutlass/discussions/787)]([https://github.com/NVIDIA/cutlass/discussions/787](https://github.com/NVIDIA/cutlass/discussions/787)) (accessed on 15 November 2023). * [PERSON] et al. (2018) [PERSON]; [PERSON]; [PERSON]; [PERSON] Dissecting the NVIDIA Volta GPU Architecture via Microbenchmarking. _arXiv_**2018**, arXiv:1804.06826. * [PERSON] et al. (2019) [PERSON]; [PERSON]; [PERSON]; [PERSON] Dissecting the NVidia Turing T4 GPU via Microbenchmarking. _arXiv_**2019**, arXiv:1903.07486. * [PERSON] et al. (2020) [PERSON]; [PERSON]; [PERSON] Demystifying Tensor Cores to Optimize Half-Precision Matrix Multiply. In Proceedings of the 2020 IEEE International Parallel and Distributed Processing Symposium (IPDPS), New Orleans, LA, USA, 18-22 May 2020; pp. 634-643. [CrossRef]
* [PERSON] et al. (2023) [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] Dissecting Tensor Cores via Microbenchmarks: Latency, Throughput and Numeric Behaviors. _IEEE Trans. Parallel Distrib. Syst._**2023**, _34_, 246-261. [CrossRef]
* [PERSON] et al. (2021) [PERSON]; [PERSON]; [PERSON]; [PERSON] [PERSON]; [PERSON]; [PERSON] Exploiting Intra-SM Parallelism in GPUs via Persistent and Elastic Blocks. In Proceedings of the 2021 IEEE 39 th International Conference on Computer Design (ICCD), Storrs, CT, USA, 24-27 October 2021; pp. 290-298. [CrossRef]
* [PERSON] et al. (2022) [PERSON]; [PERSON]; [PERSON] SIMD\({}^{2}\): A Generalized Matrix Instruction Set for Accelerating Tensor Computation beyond GEMM. In Proceedings of the 49 th Annual International Symposium on Computer Architecture, ISCA '22, New York, NY, USA, 18-22 June 2022; pp. 552-566. [CrossRef]
* [PERSON] et al. (2021) [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] PET: Optimizing Tensor Programs with Partially Equivalent Transformations and Automated Corrections. In Proceedings of the USENIX Symposium on Operating Systems Design and Implementation, Virtual, Online, 14-16 July 2021. * [PERSON] et al. (2022) [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] Tacker: Tensor-CUDA Core Kernel Fusion for Improving the GPU Utilization While Ensuring QoS. In Proceedings of the 2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA), Seoul, Republic of Korea, 2-6 April 2022; pp. 800-813. [CrossRef]
* [PERSON] et al. (2022) [PERSON]; [PERSON]; [PERSON] [PERSON] QGTC: Accelerating Quantized Graph Neural Networks via GPU Tensor Core.