# Logic Synthesis Strategy Oriented to Low Power Optimization
## 6 Conclusions
[CrossRef]
* Berkeley Logic Synthesis Group (2005) Berkeley Logic Synthesis Group. ABC: A System for Sequential Synthesis and Verification. Available online: [[http://www.eecs.berkeley.edu/alanmi/abc](http://www.eecs.berkeley.edu/alanmi/abc)]([http://www.eecs.berkeley.edu/alanmi/abc](http://www.eecs.berkeley.edu/alanmi/abc)) (accessed on 21 December 2005). * [PERSON] (2009) [PERSON] ABDD Proposal for Probabilistic Switching Activity Estimation. 2009. Available online: [[https://oa.upm.es/3343/](https://oa.upm.es/3343/)]([https://oa.upm.es/3343/](https://oa.upm.es/3343/)) (accessed on 10 March 2020). * [PERSON] et al. (2001) [PERSON]; [PERSON] [PERSON]; [PERSON] [PERSON]; [PERSON] Low power optimization technique for BDD mapped circuits. In Proceedings of the ASP-DAC 2001, Asia and South Pacific Design Automation Conference 2001 (Cat. No.01 EX455), Yokohama, Japan, 2 February 2001; pp. 615-621. [CrossRef]
* [PERSON] and [PERSON] (2007) [PERSON]; [PERSON] [PERSON] Power and Delay Optimized Graph Representation for Combinational Logic Circuits. World Academy of Science, Engineering and Technology. _Int. J. Comput. Electr. Autom. Control Inf. Eng._**2007**, \(1\), 2475-2481. * [PERSON] (2013) [PERSON] Systematic Delay-Driven Power Optimisation and Power-Driven Delay Optimisation of Combinational Circuits. Ph.D. Thesis, University College Cork, Cork, Ireland, 2013. * [PERSON] (1957) [PERSON] The decomposition of switching functions. In Proceedings of the An International Symposium on the Theory of Switching, Cambridge, MA, USA, 2-5 April 1957. * [PERSON] (1962) [PERSON] _The Design of switching Circuits_; D. van Nostrand Company, Inc.: Princeton, UK; Toronto, ON, Canada; New York, NY, USA, 1962. * [PERSON] (2001) [PERSON] _Functional Decomposition with Application to FPGA Synthesis_; Kluwer Academic Publisher: Boston, MA, USA, 2001. * [PERSON] (1978) [PERSON] Binary Decision Diagrams. _IEEE Trans. Comput._**1978**, C-27, 509-516. [CrossRef]
* [PERSON] (1995) [PERSON] _Binary Decision Diagrams and Applications for VLSI CAD_; Springer: Berlin/Heidelberg, Germany, 1995. * [PERSON] (2017) [PERSON]; [PERSON] Area-oriented technology mapping for LUT-based logic blocks. _Int. J. Appl. Math. Comput. Sci._**2017**, _27_, 207-222. [CrossRef]
* [PERSON] (2017) [PERSON]; [PERSON] Decomposition of multi-output functions oriented to configurability of logic blocks. _Bull. Pol. Acad. Sci. Tech. Sci._**2017**, _65_, 317-331. [CrossRef]
* [PERSON] et al. (2018) [PERSON]; [PERSON]; [PERSON] Strategy of logic synthesis using MTBDD dedicated to FPGA. _Integr. VLSI J._**2018**, _62_, 142-158. [CrossRef]
* [PERSON] et al. (2017) [PERSON]; [PERSON]; [PERSON] Logic synthesis for FPGAs based on cutting of BDD. _Microprocess. Microsyst._**2017**, _52_, 173-187. [CrossRef]
* [PERSON] et al. (2019) [PERSON]; [PERSON]; [PERSON] Methods of improving time efficiency of decomposition dedicated at FPGA structures and using BDD in the process of cyber-physical synthesis. _IEEE Access_**2019**, \(7\), 20619-20631. [CrossRef]
* [PERSON] and [PERSON] (2019) [PERSON]; [PERSON] Technology mapping oriented to adaptive logic modules, Bulletin of the Polish Academy of Sciences. _Tech. Sci._**2019**, _67_, 947-956. * Collaborative Benchmarking and Experimental Algorythmics Laboratory (2008) Collaborative Benchmarking and Experimental Algorythmics Laboratory, A Benchmark Set. 2008. Available online: [[http://www.cbl.ncsu.edu:16080/benchmarks/LCSynth93/testcase/](http://www.cbl.ncsu.edu:16080/benchmarks/LCSynth93/testcase/)]([http://www.cbl.ncsu.edu:16080/benchmarks/LCSynth93/testcase/](http://www.cbl.ncsu.edu:16080/benchmarks/LCSynth93/testcase/)) (accessed on 10 March 2020). * [PERSON] et al. (2020) [PERSON]; [PERSON]; [PERSON]; [PERSON]; Xilinx Inc. A Power Optimization Toolbox for Logic Synthesis and Mapping.