# State Merging and Splitting Strategies for Finite State Machines Implemented in FPGA
## 2 Materials and Methods
### General FSM Synthesis Method
(2013)_ [PERSON]; [PERSON]; [PERSON] Low Power State Assignment Algorithm for FSMs Considering Peak Current Optimization. _J. Comput. Sci. Technol._**2013**, _28_, 1054-1062. [CrossRef]
* _[PERSON] et al. (2021)_ [PERSON]; [PERSON]; [PERSON] Logic Synthesis Strategy Oriented to Low Power Optimization. _Appl. Sci._**2021**, _11_, 8797. [CrossRef]
* _[PERSON] and [PERSON] (2018)_ [PERSON]; [PERSON] Low Power Synthesis of Finite State Machines State Assignment Decomposition Algorithm. _J. Circuits Syst. Comput._**2018**, _27_, 1850041. [CrossRef]
* _[PERSON] et al. (2002)_ [PERSON]; [PERSON]. Genetic algorithm based state assignment for power and area optimization. _IEE Proc. Comput. Digit. Tech._**2002**, _149_, 128-133. [CrossRef]
* _[PERSON] et al. (2009)_ [PERSON]; [PERSON] [PERSON]; [PERSON] Genetic algorithm based FSM synthesis with area-power trade-offs. _Integr. VLSI J._**2009**, _42_, 376-384. [CrossRef]
* [PERSON] et al. (2004) [PERSON]; [PERSON]; [PERSON] Multiplexer targeted finite state machine encoding for area and power minimization. In Proceedings of the IEEE India Annual Conference, Kharagpur, India, 20-22 December 2004; pp. 12-16. * _[PERSON] et al. (2006)_ [PERSON]; [PERSON]; [PERSON] Finite state machine state assignment for area and power minimization. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Island of Kos, Greece, 21-24 May 2006; pp. 5303-5306. * _[PERSON] and [PERSON] (2017)_ [PERSON]; [PERSON] Area-oriented technology mapping for LUT-based logic blocks. _Int. J. Appl. Math. Comput. Sci._**2017**, _27_, 207-222. [CrossRef]
* _[PERSON] et al. (2020)_ [PERSON]; [PERSON] [PERSON]; [PERSON] Improving characteristic of LUT based Mealey FSMs. _Int. J. Appl. Math. Comput. Sci._**2020**, _30_, 745-759. * _[PERSON] et al. (2020)_ [PERSON]; [PERSON] [PERSON]; [PERSON] Improving Characteristics of LUT-Based Moore FSMs. _IEEE Access_**2020**, \(8\), 155306-155318. [CrossRef]
* _[PERSON] et al. (2019)_ [PERSON]; [PERSON] [PERSON]; [PERSON] Mixed encoding of collections of output variables for LUT-based mealy FSMs. _J. Circuits Syst. Comput._**2019**, _28_, 1950131. [CrossRef]
* _[PERSON] (2018)_ [PERSON] Area Targeted Minimization Method of Finite State Machines for FPGA Devices. In _Computer Information Systems and Industrial Management. CISIM 2018; [PERSON], [PERSON], Eds. ; Lecture Notes in Computer Science 2018; Springer: Cham, Switzerland, 2018; Volume 11127, pp. 370-379. * _[PERSON] (2022)_ [PERSON]; [PERSON] Combined State Merging and Splitting Procedure for Low Power Implementations of Finite State Machines. In _Advances in Systems Engineering. ICSEng 2021_; [PERSON], [PERSON], [PERSON], Eds. ; Lecture Notes in Networks and Systems 2022; Springer: Cham, Switzerland, 2022; Volume 364, pp. 190-199. * _[PERSON] Logic Synthesis of Cascade Circuits_; Izdatel'stvo Nauka: Moscow, Russia, 1981. (In Russian)
* _[PERSON] (2020)_ [PERSON] Combined State Splitting and Merging for Implementation of Fast Finite State Machines in FPGA. In _Computer Information Systems and Industrial Management. CISIM 2020; [PERSON], [PERSON], Eds. ; Lecture Notes in Computer Science; Springer: Cham, Switzerland, 2020; Volume 12133, pp. 65-76. * _[PERSON] (1963)_ [PERSON] Optimality and non-scalar-valued performance criteria. _IEEE Trans. Automat. Control_**1963**, _AC-8_, 59-60. [CrossRef]
* _[PERSON] and [PERSON] (2013)_ [PERSON]; [PERSON] Minimization of incompletely specified mealy finite-state machines by merging two internal states. _J. Comput. Syst. Sci. Int._**2013**, _52_, 400-409. [CrossRef]
* _[PERSON] and Synthesis of High-Speed Finite State Machines in FPGAs by State Splitting. In _Computer Information Systems and Industrial Management. CISIM 2016; [PERSON], [PERSON], Eds. ; Lecture Notes in Computer Science; Springer: Berlin/Heidelberg, Germany, 2016; Volume 9842, pp. 741-751. * _[PERSON] (1991)_ [PERSON] _Logic Synthesis and Optimization Benchmarks User Guide. Version 3.0;_ Technical Report; Microelectronics Center of North Carolina: Research Triangle Park, NC, USA, 1991.