## 5 Conclusions  
Throughout this paper, it was shown that an adaptive transmitter structure which meets high-performance requirements could be effectively implemented on real hardware. The possibility to use advanced re-programmable hardware was justified by the low impact on allocated hardware resources synthesized in VIVADO. It is important to mention that the standard does not specify any interconnection between the described functional modules. Then, we decided to implement AXI-stream interfaces in our model in order to optimize the serial data flow. This decision simplifies the model because the number of FIFO buffers  
Figure 21: Timing diagram for the first 8 output bits after initialization. Figure 22: Resources used in the implementation. needed is lower. Finally, the agreement between software simulations carried out by MATLAB and hardware simulations obtained from VIVADO verify the correct coding and design of the whole adaptable transmitter. Further research can be carried out from this project. For example, timing simulations and power consumption were not analyzed. In the current study the transmitter block was synthesized, and a future study will be based on the implementation and real in-laboratory testing of the whole module. Another likely research line is the development of the receiver in the same FPGA technology, which is mandatory to enable this adaptive communication system. Conceptualization, A.L.C. and V.P.G.J. ; Implementation: A.L.C. ; formal analysis, A.L.C. ; writing--original draft preparation, A.L.C. ; writing--review and editing, V.P.G.J. ; supervision, V.P.G.J. All authors have read and agreed to the published version of the manuscript. The research was funded by Projects IRENE (PID2020-115323 RB-C33) (MINECO/ AEI/ FEDER, UE) and MFOC (Madrid Flight on Chip--Innovation Cooperative Projects Comunidad of Madrid--HUBS 2018/ Madrid Flight on Chip). The authors declare no conflict of interest. [PERSON]; [PERSON]; [PERSON] Next Generation High-Rate Telemetry. _IEEE J. Sel. Areas Commun._**2018**, _36_, 327-337. [CrossRef]
* _Xilinx_ (2018) [PERSON] UltraScale Architecture and Product Data Sheet: Overview. Available online: [[https://www.xilinx.com/support/documentation/data_sheets/ds890-ultrascale-overview.pdf](https://www.xilinx.com/support/documentation/data_sheets/ds890-ultrascale-overview.pdf)]([https://www.xilinx.com/support/documentation/data_sheets/ds890-ultrascale-overview.pdf](https://www.xilinx.com/support/documentation/data_sheets/ds890-ultrascale-overview.pdf)) (accessed on 10 August 2021). * Madrid Flight on Chip (2019) Madrid Flight on Chip. 2019. Available online: [[https://flightonchip.es/](https://flightonchip.es/)]([https://flightonchip.es/](https://flightonchip.es/)) (accessed on 1 August 2021). * _[PERSON] et al. (2016)_ [PERSON]; [PERSON]; [PERSON] [PERSON]; [PERSON] Next generation high data rate downlink subsystems based on a flexible APSK modulator applying SCCC encoding. In Proceedings of the 2016 International Workshop on Tracking, Telemetry and Command Systems for Space Applications (TTC), IEEE, Noordwijk, The Netherlands, 9-16 September 2016; pp. 1-7. * _[PERSON] et al. (2020)_ [PERSON] [PERSON]; [PERSON] [PERSON]; [PERSON] [PERSON]; [PERSON] [PERSON]; [PERSON] [PERSON]; [PERSON] [PERSON]; [PERSON] [PERSON] CCSDS 131.2-B-1 telemetry transmitter: A VHDL IP core and a validation architecture on board RTG4 FPGA. _Acta Astronaut._**2020**, _176_, 484-493. [CrossRef]
* ARM (2021) ARM. AMBA AXI-Stream Protocol Specification. Available online: [[https://developer.arm.com/documentation/ihi0051/latest](https://developer.arm.com/documentation/ihi0051/latest)]([https://developer.arm.com/documentation/ihi0051/latest](https://developer.arm.com/documentation/ihi0051/latest)) (accessed on 2 August 2021). * _[PERSON] et al. (2021)_ [PERSON]; [PERSON]; [PERSON]; [PERSON] Dimensioning an FPGA for Real-Time Implementation of State of the Art Neural Network-Based HPA Predistorter. _Electronics_**2021**, _10_, 1538. [CrossRef]
* _[PERSON] et al.