## 4 Algorithm Flow
### Basic Flow
Eng._**2018**, _604-613._
* _[PERSON] and [PERSON] (2001)_ [PERSON]; [PERSON] Comparing system level power management policies. _IEEE Des. Test Comput._**2001**, _18_, 10-19._
* _[PERSON] et al. (2002)_ [PERSON]; [PERSON] [PERSON]; [PERSON]; [PERSON]; [PERSON] [PERSON]; [PERSON] Dynamic power management in an AMBA-based battery-powered system. In Proceedings of the 9 th International Conference on Electronics, Circuits and Systems, Dubrovnik, Croatia, 15-18 September 2002; Volume 2, pp. 525-528._
* _[PERSON] et al. (2022)_ [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] [PERSON] Bias Temperature Instability of MOSFETs: Physical Processes, Models, and Prediction. _Electronics_**2022**, _11_, 1420. [CrossRef]
* _[PERSON] et al. (2021)_ [PERSON] [PERSON]; [PERSON] [PERSON]; [PERSON] An input controlled leakage restrainer transistor-based technique for leakage and short-circuit power reduction of 1-bit hybrid full adders. _Int. J. Circuit Theory Appl._**2021**, _49_, 2382-2395. [CrossRef]
* [PERSON] et al. (2018) [PERSON]; [PERSON]; [PERSON] Aspects of Low-Power High-Speed CMOS VLSI Design: A Review. In _Industry Interactive Innovations in Science, Engineering and Technology_; Springer: Singapore, 2018; pp. 385-394._
* _[PERSON] et al. (2022)_ [PERSON]; [PERSON]; [PERSON]; [PERSON] Leakage Current Stability Analysis for Subthreshold SRAM. _Electronics_**2022**, _11_, 1196. [CrossRef]
* Solid-State Circuits_**2000**, _35_, 1009-1018. [CrossRef]
* _[PERSON] et al. (2001)_ [PERSON], [PERSON]; [PERSON]; [PERSON]; [PERSON]; [PERSON] Scaling of stack effect and its application for leakage reduction. In Proceedings of the 2001 International Symposium on Low Power Electronics and Design, Huntington Beach, CA, USA, 6-7 August 2001; pp. 195-200._
* _[PERSON] et al. (2004)_ [PERSON]; [PERSON]; [PERSON] Sleepy stack reduction of leakage power. In Proceedings of the International Workshop on Power and Timing Modeling, Optimization and Simulation, Santorini, Greece, 15-17 September 2004; pp. 148-158._
* _[PERSON] and [PERSON] (2004)_ [PERSON]; [PERSON] [PERSON] A new technique for leakage reduction in CMOS circuits using self-controlled stacked transistors. In Proceedings of the 17 th International Conference on VLSI Design, Proceedings IEEE, Washington, DC, USA, 5-9 January 2004; pp. 228-233._
* _[PERSON] et al. (2009)_ [PERSON]; [PERSON]; [PERSON] Adaptive leakage control on body biasing for reducing power consumption in CMOS VLSI circuit. In Proceedings of the 2009 10 th International Symposium on Quality Electronic Design, San Jose, CA, USA 16-18 March 2009; pp. 465-470._
* _[PERSON] and [PERSON] (2018)_ [PERSON]; [PERSON] Survey on power optimization techniques for low power VLSI circuit in deep submicron technology. _Int. J. VlSI Des. Commun. Syst._**2018**, \(9\), 1-15._
* _[PERSON] and [PERSON] (2004)_ [PERSON]; [PERSON] _Low-Voltage SOI CMOS VLSI Devices and Circuits_; John Wiley & Sons: Hoboken, NJ, USA, 2004; pp. 241-244._
* _[PERSON] (2016)_ [PERSON] Transistor Leakage Mechanisms and Power Reduction Techniques in CMOS VLSI Design. _Int. J. Adv. Res. Comput. Commun. Eng._**2016**, \(5\), 102-107._
* _[PERSON] and [PERSON] (2008)_ [PERSON]; [PERSON] [PERSON] Gate-level dual-threshold static power optimization methodology (GDSPOM) using path-based static timing analysis (STA) technique for SOC application. _Integration_**2008**, _41_, 9-16. [CrossRef]
* _[PERSON] et al. (2011)_ [PERSON]; [PERSON]; [PERSON] [PERSON] Cell-based leakage power reduction priority (CBLPRP) optimization methodology for designing SOC applications using MTCMOS technique. In Proceedings of the International Workshop on Power and Timing Modeling, Optimization and Simulation, Madrid, Spain, 26-29 September 2011; pp. 143-151._
* _[PERSON] et al. (2014)_ [PERSON]; [PERSON]; [PERSON] [PERSON] Critical-path aware power consumption optimization methodology (CAPCOM) using mixed-V TH cells for low-power SOC designs. In Proceedings of the 2014 IEEE International Symposium on Circuits and Systems (ISCAS), IEEE, Melbourne, Australia, 1-5 June 2014; pp.