Step ( 2 ) often introduces a lengthy ( in CPU terms ) delay while the data arrives over the computer bus .
Step ( 2 ) often introduces a delay ( in CPU terms often called a `` stall '' ) while the data arrives over the computer bus .