However even given infinitely fast dependency checking logic on an otherwise conventional superscalar CPU , if the instruction stream itself has many dependencies , this would also limit the possible speedup .
Available performance improvement in Superscalar CPU design is limited by two key areas : However even given infinitely fast dependency checking logic inside a conventional superscalar CPU , if the instruction stream itself has many dependencies , this would also limit the possible speedup .