hsverilog (hackage): Synthesizable Verilog DSL supporting for multiple clock and reset
Keywords: bsd3|hardware|library