vlsim (pypi): vlsim is a wrapper around Verilator that adds in a simple C++ front-end for clock generation and trace control
Keywords: SystemVerilog|Verilog|RTL|Verilator