sv2v (hackage): A tool for coverting SystemVerilog to Verilog. Originally forked from the Verilog parser found at https://github.com/tomahawkins/verilog
Keywords: bsd3|development|embedded|hardware|language|program|conversion|systemverilog|verilog|yosys