corsair (pypi): Control and Status Register map generator for FPGA/ASIC projects
Keywords: asic|fpga|python|system-verilog|verilog