Fairylog (racket): A Verilog dialect and source-to-source compiler, with various compile time features and macros.
Keywords: fpga|verilog