One of the features of this preferred embodiment is the relatively small number of cycles required to cause the SDRAMs to enter and exit STR mode.
A small interval can be programmed such that memory controller 62 causes the SDRAMs to use STR mode very frequently.