Formal and semiformal verification techniques frequently expose probabilistically uncommon scenarios that may result in a functional design failure.
Formal and semiformal verification techniques provide the opportunity to prove that a design is correct (i.e., that no failing scenario exists).