"The output (Vo) of the CMOS circuit then remains significantly more positive than V.sub.DD /2 volts, although V.sub.IN is``high""and Vo should be less positive than V.sub.DD /2 volts."
The V.sub.INHMIN input signal condition applied to complementary inverter I.sub.A is then not recognized and/or sensed by the CMOS circuit.