[ 0060] First, Vwell is applied to the well line WL0 at time t1, thereby causing the voltage of the p type well region 21 to be Vwell.
The voltage of the non-selected bit line BL1 is increased to Vblpu at time t2.