5 may be repeated until all logic circuits identified in 501 are evaluated according to procedures 502 - 509.
The logic circuits identified in 501 may be grouped into a plurality of subsets where one subset is evaluated during each compilation of the system design.