In the aforementioned embodiment, four memory cell structures are serially connected together.
The number of memory cells that are serially connected together in a row may vary according to actual requirements.