The present invention relates to a method of compacting layouts (mask patterns) of semiconductor integrated circuits.
The present invention relates to an improvement of the compaction procedure for compacting hierarchically arranged layouts.