Subsequently, the select signal for the second request is set by the register 324 in the fourth cycle and, based on this, the third request is issued in the fifth cycle.
The latter 4 bytes of 8-byte data read out from the main storage 100 by the third request are unused and invalidated.