this signal controls, whether an odd or even video frame is being refreshed to the screen.
Updating the frame buffer from a host processor is controlled by the ODD/EVEN signal, which specifies what half of the frame buffer is available for updating.