The more commonly implemented caches include level 1 caches (e.g., L1), level 2 caches (e.g., L2), and translation look aside buffers (e.g., TLB).
The L1 cache is built into the CPU chip and the L2 cache functions as a secondary staging area that feeds the L1 cache.