To obtain a space efficient design over 64 × 64 pixels means that standard processing electronics used off-chip cannot be implemented.
The analog signal processing at each pixel is a tailored design for LDBF signals with balanced optimization for signal-to-noise ratio and silicon area.