Thus, if an instruction is issued to it prematurely, the result produced thereby will be erroneous.
The invention includes the power latency register 118 and associated logic within the functional unit to stall the microprocessor pipeline in the event this condition occurs.