The pattern accuracy satisfied the linearity of 10 nm or less for a semiconductor design rule of a DRAM half pitch of 65 nm.
For Comparative Example 2, the presence of pattern defects was confirmed that were caused by the loss of the resist pattern in the rinsing treatment after the development treatment.