This will take typically 6 cycles, but it will not delay the processor while it is doing so, provided the programmer avoids doing another RAM transaction for that time.
It is faster to interleave other processing in between each store instruction.