At least one of the second clock-data recovery loops may be selected to act as a first clock-data recovery loop.
More than one of said first or second clock-data recovery loops may be selected to be connected directly or indirectly to one or a plurality of clock lanes.