From the above, it should be appreciated that the code, coding methodology, and digital memory system described above fully and completely fulfill all of the objects stated above.
The present invention provides an error correction circuit and system with fewer circuits and which operates at a faster speed because of the reduced number of logic levels required.