In this case, the module having executed the transfer two cycles before the cycle of the asserted signal executes again the transfer executed before.
The address to be transferred can be transferred to the module ready to accept the address, in only one cycle.