This may result in a significant decrease in the use efficiency of system resources.
A slave circuit assigned to a certain master circuit becomes unavailable when the certain master circuit goes into an inactive state.