the lock indication bit is also gated with the edc status bits such that edc errors are not reported as such until the plls are locked.
the bridge chip pair can come up to an error-free communication state without software intervention.