Currently he is leading EPCC’s Intel Parallel Computing Centre (IPCC), and is the technical architect for the NEXTGenIO project, where he is leading the design of the innovative software and hardware infrastructure that will integrate Intel’s Storage Class Memory (3D Xpoint) into a prototype HPC system.