A Transaction-Level NoC Simulation Platform with Architecture-Level Dynamic and Leakage Energy Models

This paper presents a system-level Network-on-Chip simulation platform integrating the transaction-level performance model of NoC components and their architecture-level energy models. The transaction-level model written in SystemC enables fast simulation speed and the architectural energy model estimates communication energy, including both dynamic and leakage, dissipating on routers and links through the transaction-level simulation. This power model supports temporal power profiling for each NoC component and spatial power snapshots for the whole NoC, making it easy to inspect the power implications under application workloads. Applying this energy model on 8 deep sub-micron CMOS processes from 180nm to 45nm, we reveal an average 2.8X leakage power increase for each technology evolution. With temporal and spatial profiling for burst-mode applications, the power hungry portions in both time- and space-domains can be identified, and in turn it provides useful information for the energy-aware NoC design space exploration for the future nanoscale IC technologies.This paper presents a system-level Network-on-Chip simulation platform integrating the transaction-level performance model of NoC components and their architecture-level energy models. The transaction-level model written in SystemC enables fast simulation speed and the architectural energy model estimates communication energy, including both dynamic and leakage, dissipating on routers and links through the transaction-level simulation. This power model supports temporal power profiling for each NoC component and spatial power snapshots for the whole NoC, making it easy to inspect the power implications under application workloads. Applying this energy model on 8 deep sub-micron CMOS processes from 180nm to 45nm, we reveal an average 2.8X leakage power increase for each technology evolution. With temporal and spatial profiling for burst-mode applications, the power hungry portions in both time- and space-domains can be identified, and in turn it provides useful information for the energy-aware NoC design space exploration for the future nanoscale IC technologies.This paper presents a system-level Network-on-Chip simulation platform integrating the transaction-level performance model of NoC components and their architecture-level energy models. The transaction-level model written in SystemC enables fast simulation speed and the architectural energy model estimates communication energy, including both dynamic and leakage, dissipating on routers and links through the transaction-level simulation. This power model supports temporal power profiling for each NoC component and spatial power snapshots for the whole NoC, making it easy to inspect the power implications under application workloads. Applying this energy model on 8 deep sub-micron CMOS processes from 180nm to 45nm, we reveal an average 2.8X leakage power increase for each technology evolution. With temporal and spatial profiling for burst-mode applications, the power hungry portions in both time- and space-domains can be identified, and in turn it provides useful information for the energy-aware NoC design space exploration for the future nanoscale IC technologies.