The clock drive voltages are regulated with levels that are resistor programmable. The amplifier provides a low impedance drive of the CCD signal which is routed to the ADC board. This sampling rate results in an 8 second readout time. The parallel digital output of the ADC is buffered and routed to the computer control board. T he computer control board provides all the control signals for the CCD and ADC boards.
C lick the picture above for a larger image.