The designer then synthesizes portions or all of the design to produce gates that are then simulated within Voyager CS or CSX for final verification. Provides an easy link between Voyager Simulation and DesignBook Graphical Design environment for capture, validation and implementation of ASICs and FPGAs. Consistent user interface for testbench generation and extraction along with easy translation to VHDL code for simulation and synthesis. We offer the above Translators and Interfaces to help the designer interface between the different EDA tools and the IKOS design verification tools. We will update this page as the interfaces change and as we add more capabilities and vendors to the list.
All logos are trademarks of their respective companies.